From nobody Sun Nov 24 20:56:26 2024 Received: from mail-wr1-f50.google.com (mail-wr1-f50.google.com [209.85.221.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9A6DB1C8FCF for ; Fri, 1 Nov 2024 16:30:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730478606; cv=none; b=ZI+pY6Vb71yRcYrL/IivRfOH0Mbxr7ibLkFw4I87k7R576YyjlO7MHZS1/FfiRD3ipGSbkdAwJpFkYfvXvF2NFjtS1R89xFMXSLWK0Hw5zzzDURBCB6MP2uoXspe44XIE1Uj48CyUeix6fi40vP5iIounEbIGNT6sGg+er89dSc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730478606; c=relaxed/simple; bh=K9iMqgN+waI8uGOPXNsJWOxwYzCG83bdA7bAnBjFZjs=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=C8gvnUqMdJhPdXu3hb5FwRYusaHCq5lvLrrwom8i5IG/gWjpLQXDVVLp7LNZykBMXU2P45XowB6EDSgxOlyxk6R56lSggKvouKZSTogIiLepTySGdbMU04YMX/5DRHQXugh5O6zUn+sH346KF6V+H506YuSxOUsTWga6WWoVfCc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=r/g0/hGB; arc=none smtp.client-ip=209.85.221.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="r/g0/hGB" Received: by mail-wr1-f50.google.com with SMTP id ffacd0b85a97d-37ec4e349f4so1336061f8f.0 for ; Fri, 01 Nov 2024 09:30:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1730478602; x=1731083402; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=fFcyZJs9jyFHU/kR7jvKoaA/Sdtv4OFx7L9iEZ8oM20=; b=r/g0/hGB9GRDJ+opmfi77dyd262JBxSIItaMn8j4Ilue/C4vm7deJecvSayCoukPR2 zEA6EKhTDCo3eDY3Gye1i8qg7k/IjeSTZSfq/ZIwcyib2HfVdpWnhiocFqg/Hr/+wULd 1tpJ84n4Wvu6QgEjAQOsEo4niVDpiT3A2vqOfNlkG/4dNZKYTXnt2tp0D8RNtl1lkztB tySpqhxNAr7QYtGVq+mkqjG67DKTLlN6Y7mooWngV3nM0b7pBbJub2q/N+LjcV8rReAm hcdzoYUux4aASJFDBG2A6vm6mg3NXvcRe5NrbmpDjIGtZg8b7QXZdeO1PU5QXQzY6ctl AI+g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1730478602; x=1731083402; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=fFcyZJs9jyFHU/kR7jvKoaA/Sdtv4OFx7L9iEZ8oM20=; b=glO/xD9AMTIM+Cd/mkJB5BKR4bn94qg6kNTOJRsW6/E4HCB6DCL5RZK7/ZSmzeK3ld 5+noH+vsXBkryW8vdQ9oi3b76F9kRGTvd4ZzvHP1WDqAA37O5UGJcuBFNqOenHiPrku/ 9fN10BKN/5RId9h1o7Vyou8y5npcyHd/ps33+7E8vunCOXFHVgnNQlymbiJs3+RYwT7s 3op2XxwB48bBG++Gc3gcz2+nOJllyF24Trx5cQlhZ5uxkVKY28gcQ6Hc9ttfCNyMWtBI DnnvebyycvzqNkif/2DeNa9P+iuIcIZZUHOTCOTJ+FOJ942zJyI03jb1fI4PUZqLUGjR IJjw== X-Forwarded-Encrypted: i=1; AJvYcCUraLJy8/w+KrJZ3JdGg8RCJ2Q419Xm9XcIhVOFcY5nmEx1UPyZ/9eZ3/nvHUUjBIxVn9JD8eHy2Ls6m9Y=@vger.kernel.org X-Gm-Message-State: AOJu0YzTV/e4R6N23VuBF/PVLh6Cz/ZUSbFIpGkviuA4s0eQrWLhhhYC eHErH52U5e9kXkjgbhxjhm08aVtLj1Fqg7QsCwDpLmQiPVz0MszJVyOlWaAi6Yg= X-Google-Smtp-Source: AGHT+IH32+1k+frdIm7aiM64e/1MaxzisiGIw7xkJFsBSZtKK/H83BvobquHfpCOdNQBFfFM+DEXqw== X-Received: by 2002:a05:6000:2a1:b0:37d:5257:41bd with SMTP id ffacd0b85a97d-381c7a47c08mr3444805f8f.3.1730478601909; Fri, 01 Nov 2024 09:30:01 -0700 (PDT) Received: from [127.0.1.1] ([82.76.168.176]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4327d69845csm66697555e9.47.2024.11.01.09.30.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 01 Nov 2024 09:30:01 -0700 (PDT) From: Abel Vesa Date: Fri, 01 Nov 2024 18:29:39 +0200 Subject: [PATCH v4 1/4] dt-bindings: usb: Add Parade PS8830 Type-C retimer bindings Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241101-x1e80100-ps8830-v4-1-f0f7518b263e@linaro.org> References: <20241101-x1e80100-ps8830-v4-0-f0f7518b263e@linaro.org> In-Reply-To: <20241101-x1e80100-ps8830-v4-0-f0f7518b263e@linaro.org> To: Heikki Krogerus , Greg Kroah-Hartman , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, Bjorn Andersson , Konrad Dybcio , Rajendra Nayak , Sibi Sankar , Johan Hovold , Dmitry Baryshkov , Trilok Soni , linux-kernel@vger.kernel.org, linux-usb@vger.kernel.org, devicetree@vger.kernel.org, Abel Vesa X-Mailer: b4 0.15-dev-dedf8 X-Developer-Signature: v=1; a=openpgp-sha256; l=3684; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=K9iMqgN+waI8uGOPXNsJWOxwYzCG83bdA7bAnBjFZjs=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBnJQH9mR9SIi8lpmcuumrIAKlX7H50esFslgOox Nl44Va7mSqJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCZyUB/QAKCRAbX0TJAJUV VrDCEACyKtOUVHZdN4SB+TsmgI9wjH7vc9Mp5UpgCC0Up8S0xF3mmxo09rRvB55sUXcZz3kIzYq gennokKMey9xy1e5L1nXHCz4FjgQ8qnBFmEs2NY3l/ViCzk/Ch9uHs5P5VidCcHyVgs1yDed/mc dMkeLBcXa6fBnen1D0FRo6CYIE7FQQRmVZ8txQy5dPMOP9+Ue8FD6DqWMu39eZvpCU+sKyK8GEw OekriBn6v0rZ3edb8lH4HxXA/3cgKrIFVc4SOJOJ5ZQe5g/8B0kmTjd17fkRx3H/GnmZ8LasiW8 fRPd4SDCqOsZdlqiBEdSJ3n+17Td81ShEOXsZddnbFxgnIS6Tf8Q7TjC9LmdNvgr46x+ADM8LL/ /k9cWuTYELjnpy2HYrvlStNNm6vte/o8X9b98a4GMxmkF47qyRtwpcFAFLcDNOZBUBrJxs1DhYq DwjYnggIK4dGYMk7+KGor0I+CJgMiNnttgA5juDr3gjL58fhoB973/Uo01xUu5yKemmL2Ygyl8z WTbaydOCVmRmYQjdIr2y8CL8vlO7RDFiVSkQpO9/M4PzMRZTzFpFw1g20IrjIh9y8torprQI7zz YU9SdZKVoCQtaOJzIsVszrJTSlqcqdWbaeq8EKOiBuVsN05MXaTIejDprf7T4YpZ3a3rLPlXQK2 C2zxkRnM0s9PjCw== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE The Parade PS8830 is a USB4, DisplayPort and Thunderbolt 4 retimer, controlled over I2C. It usually sits between a USB/DisplayPort PHY and the Type-C connector, and provides orientation and altmode handling. Currently, it is found on all boards featuring the Qualcomm Snapdragon X Elite SoCs. Document bindings for its new driver. Future-proof the schema for the PS8833 variant, which seems to be similar to PS8830. Signed-off-by: Abel Vesa --- .../devicetree/bindings/usb/parade,ps883x.yaml | 123 +++++++++++++++++= ++++ 1 file changed, 123 insertions(+) diff --git a/Documentation/devicetree/bindings/usb/parade,ps883x.yaml b/Doc= umentation/devicetree/bindings/usb/parade,ps883x.yaml new file mode 100644 index 0000000000000000000000000000000000000000..4045714e487a43681336c961143= b27264c081856 --- /dev/null +++ b/Documentation/devicetree/bindings/usb/parade,ps883x.yaml @@ -0,0 +1,123 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/usb/parade,ps883x.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Parade PS883x USB and DisplayPort Retimer + +maintainers: + - Abel Vesa + +properties: + compatible: + enum: + - parade,ps8830 + + reg: + maxItems: 1 + + clocks: + items: + - description: XO Clock + + ps8830,boot-on: + description: Left enabled at boot, so skip resetting + type: boolean + + reset-gpios: + maxItems: 1 + + vdd-supply: + description: power supply (1.07V) + + vdd33-supply: + description: power supply (3.3V) + + vdd33-cap-supply: + description: power supply (3.3V) + + vddar-supply: + description: power supply (1.07V) + + vddat-supply: + description: power supply (1.07V) + + vddio-supply: + description: power supply (1.2V or 1.8V) + +required: + - compatible + - reg + - clocks + - reset-gpios + - vdd-supply + - vdd33-supply + - vdd33-cap-supply + - vddat-supply + - vddio-supply + - orientation-switch + - retimer-switch + +allOf: + - $ref: usb-switch.yaml# + +unevaluatedProperties: false + +examples: + - | + #include + + i2c { + #address-cells =3D <1>; + #size-cells =3D <0>; + + typec-mux@8 { + compatible =3D "parade,ps8830"; + reg =3D <0x8>; + + clocks =3D <&clk_rtmr_xo>; + + vdd-supply =3D <&vreg_rtmr_1p15>; + vdd33-supply =3D <&vreg_rtmr_3p3>; + vdd33-cap-supply =3D <&vreg_rtmr_3p3>; + vddar-supply =3D <&vreg_rtmr_1p15>; + vddat-supply =3D <&vreg_rtmr_1p15>; + vddio-supply =3D <&vreg_rtmr_1p8>; + + reset-gpios =3D <&tlmm 10 GPIO_ACTIVE_LOW>; + + retimer-switch; + orientation-switch; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + endpoint { + remote-endpoint =3D <&typec_con_ss>; + }; + }; + + port@1 { + reg =3D <1>; + + endpoint { + remote-endpoint =3D <&usb_phy_ss>; + }; + }; + + port@2 { + reg =3D <2>; + + endpoint { + remote-endpoint =3D <&typec_dp_aux>; + }; + }; + }; + }; + }; +... --=20 2.34.1 From nobody Sun Nov 24 20:56:26 2024 Received: from mail-lf1-f53.google.com (mail-lf1-f53.google.com [209.85.167.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AF4C014884F for ; Fri, 1 Nov 2024 16:30:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730478609; cv=none; b=r09OHEgfotDBLw43sRuBJtt3wE3U8XXk5u220SY02XP1kdT8dhg2Ln9WdOmNCJtlN+b7wqRBCWC40s9y8hJ6YHMNvvhes2Ns2yyyOQP5zPZzi3AAMZpYHwOw5X44OxvJehbdtUWak50xzOabdFc64sReoPojcAVpIUXCKuBz90g= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730478609; c=relaxed/simple; bh=3xRslzas26y3QTwNS7QcGuFPCnAXHVwX911AU3DnbH0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=EvdDf4w9oCQ3zWcR9O+oS+Bb5hRtKqW8vkApbjWFgWB1IR0YYxEV+emonpBzlNZcSVIdJ6k1WYtJtlAQEge1eIt8X+Rruu1UWyLT4mCoQ3G0BWi0lcjJ1GUp2eFW9yqowBcN4I6PoiovX2Zt7YLzCtXj6ZV2koEAsQHSElVyoJQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=GhqCtCuA; arc=none smtp.client-ip=209.85.167.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="GhqCtCuA" Received: by mail-lf1-f53.google.com with SMTP id 2adb3069b0e04-53c73f01284so2563135e87.0 for ; Fri, 01 Nov 2024 09:30:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1730478604; x=1731083404; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=VBIrPNuNwft7tjOqJXlD1Jeu8KmYSVfVuxFU0QFdkio=; b=GhqCtCuAcMdqqgZsKyYx6oFYEwUnF6jnsJc9TDWIX1GhHmOcIhCGTakDpSGxTLg66Z uYYik1txTyt98U5dyrgd3NoWzsF8kI0O+JdKNN2oPVvQIIMEzm7xDkYnDnQTRMinkNW4 6chtFobEjnx1EYjfGl8M/iVoaGI2pXWuCP4NAlyqC8bnhziGfCajNRPaz81o7R8jW+va 8d8zlNNjBaoo3/SILBVwPkxXEGE35eA4K3k1zKLf3zPwwuLMEwGLe3NapOVu+vE4GD2l rrfn4zZlHosp9UtkDQJUKr+9zd5FxphlRNa3nZ3lP4vC0BcCtpp/x3eO/Kt0EJFGE0BF mqHQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1730478604; x=1731083404; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=VBIrPNuNwft7tjOqJXlD1Jeu8KmYSVfVuxFU0QFdkio=; b=Mth9UdUwRGQuezCpjcJBevzeZ5WwXVADNy2jREjiGAtFfiJkMFQg2M0g+SjnOosnuL vgxTZ7HSoZV8B7RTZ3ZmBmTYzxtJsH8vHFFStsu5KLcy7f7Z9sntzqEzjyDpUwL3OBBQ F5oRIoNxNvmuvJVi70vO0s2ukKl8ZU/1qhan+/I1BF8E00A7hbvDAbK8HHHfh8aO3XfT dA3mFGhSBsHiaV0pZ+PuOal04vKQqfpZrp9SSBlXRUJ+dmqYHs+SVz+lTBFB/l3FSbvE 03+8VYMiiDc/z0vpj3vNs0gbmD5Kt9ETq2jpHwkU+Qd8WwfStRFxqJylBx728suApxoM Z4Og== X-Forwarded-Encrypted: i=1; AJvYcCWYAIVd8s7EQ1NUgi8k5iYpk7ViJI47kf+iqID2iXO/EeDEa8YyZhYhvnipe5fRSEJz5XrAYUzWnGG3+Jw=@vger.kernel.org X-Gm-Message-State: AOJu0YwGcGABLkaB7tNrjvutz58J0/nAm9vDviGvtwZ/uTNPK24fIR21 nPo4VtcozE6hc3YmHuiUvjWo60Nhd0dklTdrQO4RlOC02GbOtgN4c+m2QjseaaeWgWdF22lDo3w t X-Google-Smtp-Source: AGHT+IGV7q9TfT2byS8f3k/vv/HG0HcWomVAY9s+/+XZM1o7Nd0s7ddZVLK8PWliSLyFlXiCeF5b7w== X-Received: by 2002:a05:6512:3d16:b0:539:f763:789d with SMTP id 2adb3069b0e04-53c79e91262mr4361035e87.43.1730478603662; Fri, 01 Nov 2024 09:30:03 -0700 (PDT) Received: from [127.0.1.1] ([82.76.168.176]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4327d69845csm66697555e9.47.2024.11.01.09.30.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 01 Nov 2024 09:30:03 -0700 (PDT) From: Abel Vesa Date: Fri, 01 Nov 2024 18:29:40 +0200 Subject: [PATCH v4 2/4] usb: typec: Add support for Parade PS8830 Type-C Retimer Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241101-x1e80100-ps8830-v4-2-f0f7518b263e@linaro.org> References: <20241101-x1e80100-ps8830-v4-0-f0f7518b263e@linaro.org> In-Reply-To: <20241101-x1e80100-ps8830-v4-0-f0f7518b263e@linaro.org> To: Heikki Krogerus , Greg Kroah-Hartman , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, Bjorn Andersson , Konrad Dybcio , Rajendra Nayak , Sibi Sankar , Johan Hovold , Dmitry Baryshkov , Trilok Soni , linux-kernel@vger.kernel.org, linux-usb@vger.kernel.org, devicetree@vger.kernel.org, Abel Vesa X-Mailer: b4 0.15-dev-dedf8 X-Developer-Signature: v=1; a=openpgp-sha256; l=13913; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=3xRslzas26y3QTwNS7QcGuFPCnAXHVwX911AU3DnbH0=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBnJQIAjqPcONprsfWqlNxOTddupluA+i+wZ7i0W K9oaj7kLSeJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCZyUCAAAKCRAbX0TJAJUV VpQlD/9/zdWV4fJfmZWPeU0oN1/8EDD6IO95j78jFMaekfKIvi1bzzNZB3xkkoXY4KKasGtRZzh 15Es/D22YL294dkzOdFZf8VIrbWnpJiqijl4KnGrDWbdgpqlYNP5qGOuXSV3j8LX6VAWbzMIyDx ZNgja+W4mdb0b2Oaud4ViO2F7ebCwJpP6ZxyUi2oXW3WqFYAJclNUx+Vz5EdxBYb4OnDtY8Lqjw oRcM0bAsgyk+uaVqVIP7HnN9fP+axKKmvN0F2j8ACqtgwxftX42ofMQ5k1cWdFWFRRrAk0lbsAN j8QbYLDpG2M7gV3iQ2CX40eqhkOQI1X8FcZPCef5n3j/UVd2r/3qHutW6th4eB8rEbkJvFfD4/F ofH2u4/SS0oFMPAHaFX7k93Yrw36my91vmpsOywji/WEEhZlNe7Qg7P1MCGSdgd0Sr5OISnDHQb HNJq+KctVPHtXwpRkVzDvRDrreQ9T31cYaNcnCY5BuuQK4iLjJ2/t/uFSL0UwrPzpoqozChUd5g o07n3aef1tQ1dNhxDUE/eMsdWhCOuH40vDCOdsYPYUhvN5Eb4KOtJHJOSrVziefSNMJ1Rwl2fB8 ZLhdQ21P7RKL8Iy4gfO+rudnICPTkW16UNBHS69DRJ5qC0Jx/NR28gcSRp7LlNXz/0Oyj3sdaaS IlncEvi8eDSauWA== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE The Parade PS8830 is a USB4, DisplayPort and Thunderbolt 4 retimer, controlled over I2C. It usually sits between a USB/DisplayPort PHY and the Type-C connector, and provides orientation and altmode handling. The boards that use this retimer are the ones featuring the Qualcomm Snapdragon X Elite SoCs. Add a driver with support for the following modes: - DisplayPort 4-lanes - DisplayPort 2-lanes + USB3 - USB3 There is another variant of this retimer which is called PS8833. It seems to be really similar to the PS8830, so future-proof this driver by naming it ps883x. Signed-off-by: Abel Vesa --- drivers/usb/typec/mux/Kconfig | 10 + drivers/usb/typec/mux/Makefile | 1 + drivers/usb/typec/mux/ps883x.c | 422 +++++++++++++++++++++++++++++++++++++= ++++ 3 files changed, 433 insertions(+) diff --git a/drivers/usb/typec/mux/Kconfig b/drivers/usb/typec/mux/Kconfig index ce7db6ad30572a0a74890f5f11944fb3ff07f635..10c3464324dd7226e0c7304a99d= 6a558d3743553 100644 --- a/drivers/usb/typec/mux/Kconfig +++ b/drivers/usb/typec/mux/Kconfig @@ -56,6 +56,16 @@ config TYPEC_MUX_NB7VPQ904M Say Y or M if your system has a On Semiconductor NB7VPQ904M Type-C redriver chip found on some devices with a Type-C port. =20 +config TYPEC_MUX_PS883X + tristate "Parade PS883x Type-C retimer driver" + depends on I2C + depends on DRM || DRM=3Dn + select DRM_AUX_BRIDGE if DRM_BRIDGE && OF + select REGMAP_I2C + help + Say Y or M if your system has a Parade PS883x Type-C retimer chip + found on some devices with a Type-C port. + config TYPEC_MUX_PTN36502 tristate "NXP PTN36502 Type-C redriver driver" depends on I2C diff --git a/drivers/usb/typec/mux/Makefile b/drivers/usb/typec/mux/Makefile index bb96f30267af05b33b9277dcf1cc0e1527d2dcdd..732aded5f0590b21d45deb07bb9= 751d807c115f7 100644 --- a/drivers/usb/typec/mux/Makefile +++ b/drivers/usb/typec/mux/Makefile @@ -6,5 +6,6 @@ obj-$(CONFIG_TYPEC_MUX_PI3USB30532) +=3D pi3usb30532.o obj-$(CONFIG_TYPEC_MUX_INTEL_PMC) +=3D intel_pmc_mux.o obj-$(CONFIG_TYPEC_MUX_IT5205) +=3D it5205.o obj-$(CONFIG_TYPEC_MUX_NB7VPQ904M) +=3D nb7vpq904m.o +obj-$(CONFIG_TYPEC_MUX_PS883X) +=3D ps883x.o obj-$(CONFIG_TYPEC_MUX_PTN36502) +=3D ptn36502.o obj-$(CONFIG_TYPEC_MUX_WCD939X_USBSS) +=3D wcd939x-usbss.o diff --git a/drivers/usb/typec/mux/ps883x.c b/drivers/usb/typec/mux/ps883x.c new file mode 100644 index 0000000000000000000000000000000000000000..101e3dc3a867601f13385f55935= af5a9701e7ec3 --- /dev/null +++ b/drivers/usb/typec/mux/ps883x.c @@ -0,0 +1,422 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Parade ps883x usb retimer driver + * + * Copyright (C) 2024 Linaro Ltd. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +struct ps883x_retimer { + struct i2c_client *client; + struct gpio_desc *reset_gpio; + struct regmap *regmap; + struct typec_switch_dev *sw; + struct typec_retimer *retimer; + struct clk *xo_clk; + struct regulator *vdd_supply; + struct regulator *vdd33_supply; + struct regulator *vdd33_cap_supply; + struct regulator *vddat_supply; + struct regulator *vddar_supply; + struct regulator *vddio_supply; + + struct typec_switch *typec_switch; + struct typec_mux *typec_mux; + + struct mutex lock; /* protect non-concurrent retimer & switch */ + + enum typec_orientation orientation; + unsigned long mode; + unsigned int svid; +}; + +static void ps883x_configure(struct ps883x_retimer *retimer, int cfg0, int= cfg1, int cfg2) +{ + regmap_write(retimer->regmap, 0x0, cfg0); + regmap_write(retimer->regmap, 0x1, cfg1); + regmap_write(retimer->regmap, 0x2, cfg2); +} + +static int ps883x_set(struct ps883x_retimer *retimer) +{ + int cfg0 =3D 0x00; + int cfg1 =3D 0x00; + int cfg2 =3D 0x00; + + if (retimer->orientation =3D=3D TYPEC_ORIENTATION_NONE || + retimer->mode =3D=3D TYPEC_STATE_SAFE) { + ps883x_configure(retimer, 0x1, 0x0, 0x0); + return 0; + } + + if (retimer->mode !=3D TYPEC_STATE_USB && retimer->svid !=3D USB_TYPEC_DP= _SID) + return -EINVAL; + + if (retimer->orientation =3D=3D TYPEC_ORIENTATION_NORMAL) + cfg0 =3D 0x01; + else + cfg0 =3D 0x03; + + switch (retimer->mode) { + case TYPEC_STATE_USB: + cfg0 |=3D 0x20; + break; + + case TYPEC_DP_STATE_C: + cfg1 =3D 0x85; + break; + + case TYPEC_DP_STATE_D: + cfg0 |=3D 0x20; + cfg1 =3D 0x85; + break; + + case TYPEC_DP_STATE_E: + cfg1 =3D 0x81; + break; + + default: + return -EOPNOTSUPP; + } + + ps883x_configure(retimer, cfg0, cfg1, cfg2); + + return 0; +} + +static int ps883x_sw_set(struct typec_switch_dev *sw, + enum typec_orientation orientation) +{ + struct ps883x_retimer *retimer =3D typec_switch_get_drvdata(sw); + int ret =3D 0; + + ret =3D typec_switch_set(retimer->typec_switch, orientation); + if (ret) + return ret; + + mutex_lock(&retimer->lock); + + if (retimer->orientation !=3D orientation) { + retimer->orientation =3D orientation; + + ret =3D ps883x_set(retimer); + } + + mutex_unlock(&retimer->lock); + + return ret; +} + +static int ps883x_retimer_set(struct typec_retimer *rtmr, + struct typec_retimer_state *state) +{ + struct ps883x_retimer *retimer =3D typec_retimer_get_drvdata(rtmr); + struct typec_mux_state mux_state; + int ret =3D 0; + + mutex_lock(&retimer->lock); + + if (state->mode !=3D retimer->mode) { + retimer->mode =3D state->mode; + + if (state->alt) + retimer->svid =3D state->alt->svid; + else + retimer->svid =3D 0; // No SVID + + ret =3D ps883x_set(retimer); + } + + mutex_unlock(&retimer->lock); + + if (ret) + return ret; + + mux_state.alt =3D state->alt; + mux_state.data =3D state->data; + mux_state.mode =3D state->mode; + + return typec_mux_set(retimer->typec_mux, &mux_state); +} + +static int ps883x_enable_vregs(struct ps883x_retimer *retimer) +{ + struct device *dev =3D &retimer->client->dev; + int ret; + + ret =3D regulator_enable(retimer->vdd33_supply); + if (ret) { + dev_err(dev, "cannot enable VDD 3.3V regulator: %d\n", ret); + return ret; + } + + ret =3D regulator_enable(retimer->vdd33_cap_supply); + if (ret) { + dev_err(dev, "cannot enable VDD 3.3V CAP regulator: %d\n", ret); + goto err_vdd33_disable; + } + + usleep_range(4000, 10000); + + ret =3D regulator_enable(retimer->vdd_supply); + if (ret) { + dev_err(dev, "cannot enable VDD regulator: %d\n", ret); + goto err_vdd33_cap_disable; + } + + ret =3D regulator_enable(retimer->vddar_supply); + if (ret) { + dev_err(dev, "cannot enable VDD AR regulator: %d\n", ret); + goto err_vdd_disable; + } + + ret =3D regulator_enable(retimer->vddat_supply); + if (ret) { + dev_err(dev, "cannot enable VDD AT regulator: %d\n", ret); + goto err_vddar_disable; + } + + ret =3D regulator_enable(retimer->vddio_supply); + if (ret) { + dev_err(dev, "cannot enable VDD IO regulator: %d\n", ret); + goto err_vddat_disable; + } + + return 0; + +err_vddat_disable: + regulator_disable(retimer->vddat_supply); +err_vddar_disable: + regulator_disable(retimer->vddar_supply); +err_vdd_disable: + regulator_disable(retimer->vdd_supply); +err_vdd33_cap_disable: + regulator_disable(retimer->vdd33_cap_supply); +err_vdd33_disable: + regulator_disable(retimer->vdd33_supply); + + return ret; +} + +static void ps883x_disable_vregs(struct ps883x_retimer *retimer) +{ + regulator_disable(retimer->vddio_supply); + regulator_disable(retimer->vddat_supply); + regulator_disable(retimer->vddar_supply); + regulator_disable(retimer->vdd_supply); + regulator_disable(retimer->vdd33_cap_supply); + regulator_disable(retimer->vdd33_supply); +} + +static int ps883x_get_vregs(struct ps883x_retimer *retimer) +{ + struct device *dev =3D &retimer->client->dev; + + retimer->vdd_supply =3D devm_regulator_get(dev, "vdd"); + if (IS_ERR(retimer->vdd_supply)) + return dev_err_probe(dev, PTR_ERR(retimer->vdd_supply), + "failed to get VDD\n"); + + retimer->vdd33_supply =3D devm_regulator_get(dev, "vdd33"); + if (IS_ERR(retimer->vdd33_supply)) + return dev_err_probe(dev, PTR_ERR(retimer->vdd33_supply), + "failed to get VDD 3.3V\n"); + + retimer->vdd33_cap_supply =3D devm_regulator_get(dev, "vdd33-cap"); + if (IS_ERR(retimer->vdd33_cap_supply)) + return dev_err_probe(dev, PTR_ERR(retimer->vdd33_cap_supply), + "failed to get VDD CAP 3.3V\n"); + + retimer->vddat_supply =3D devm_regulator_get(dev, "vddat"); + if (IS_ERR(retimer->vddat_supply)) + return dev_err_probe(dev, PTR_ERR(retimer->vddat_supply), + "failed to get VDD AT\n"); + + retimer->vddar_supply =3D devm_regulator_get(dev, "vddar"); + if (IS_ERR(retimer->vddar_supply)) + return dev_err_probe(dev, PTR_ERR(retimer->vddar_supply), + "failed to get VDD AR\n"); + + retimer->vddio_supply =3D devm_regulator_get(dev, "vddio"); + if (IS_ERR(retimer->vddio_supply)) + return dev_err_probe(dev, PTR_ERR(retimer->vddio_supply), + "failed to get VDD IO\n"); + + return 0; +} + +static const struct regmap_config ps883x_retimer_regmap =3D { + .max_register =3D 0x1f, + .reg_bits =3D 8, + .val_bits =3D 8, +}; + +static int ps883x_retimer_probe(struct i2c_client *client) +{ + struct device *dev =3D &client->dev; + struct typec_switch_desc sw_desc =3D { }; + struct typec_retimer_desc rtmr_desc =3D { }; + struct ps883x_retimer *retimer; + int ret; + + retimer =3D devm_kzalloc(dev, sizeof(*retimer), GFP_KERNEL); + if (!retimer) + return -ENOMEM; + + retimer->client =3D client; + + mutex_init(&retimer->lock); + + retimer->regmap =3D devm_regmap_init_i2c(client, &ps883x_retimer_regmap); + if (IS_ERR(retimer->regmap)) { + ret =3D PTR_ERR(retimer->regmap); + dev_err(dev, "failed to allocate register map: %d\n", ret); + return ret; + } + + ret =3D ps883x_get_vregs(retimer); + if (ret) + return ret; + + retimer->xo_clk =3D devm_clk_get(dev, NULL); + if (IS_ERR(retimer->xo_clk)) + return dev_err_probe(dev, PTR_ERR(retimer->xo_clk), + "failed to get xo clock\n"); + + retimer->reset_gpio =3D devm_gpiod_get(dev, "reset", GPIOD_ASIS); + if (IS_ERR(retimer->reset_gpio)) + return dev_err_probe(dev, PTR_ERR(retimer->reset_gpio), + "failed to get reset gpio\n"); + + retimer->typec_switch =3D typec_switch_get(dev); + if (IS_ERR(retimer->typec_switch)) + return dev_err_probe(dev, PTR_ERR(retimer->typec_switch), + "failed to acquire orientation-switch\n"); + + retimer->typec_mux =3D typec_mux_get(dev); + if (IS_ERR(retimer->typec_mux)) { + ret =3D dev_err_probe(dev, PTR_ERR(retimer->typec_mux), + "failed to acquire mode-mux\n"); + goto err_switch_put; + } + + ret =3D drm_aux_bridge_register(dev); + if (ret) + goto err_mux_put; + + ret =3D clk_prepare_enable(retimer->xo_clk); + if (ret) { + dev_err(dev, "failed to enable XO: %d\n", ret); + goto err_mux_put; + } + + ret =3D ps883x_enable_vregs(retimer); + if (ret) + goto err_clk_disable; + + sw_desc.drvdata =3D retimer; + sw_desc.fwnode =3D dev_fwnode(dev); + sw_desc.set =3D ps883x_sw_set; + + retimer->sw =3D typec_switch_register(dev, &sw_desc); + if (IS_ERR(retimer->sw)) { + ret =3D PTR_ERR(retimer->sw); + dev_err(dev, "failed to register typec switch: %d\n", ret); + goto err_vregs_disable; + } + + rtmr_desc.drvdata =3D retimer; + rtmr_desc.fwnode =3D dev_fwnode(dev); + rtmr_desc.set =3D ps883x_retimer_set; + + retimer->retimer =3D typec_retimer_register(dev, &rtmr_desc); + if (IS_ERR(retimer->retimer)) { + ret =3D PTR_ERR(retimer->retimer); + dev_err(dev, "failed to register typec retimer: %d\n", ret); + goto err_switch_unregister; + } + + /* skip resetting if already configured */ + if (regmap_test_bits(retimer->regmap, 0x00, BIT(0))) + return 0; + + gpiod_direction_output(retimer->reset_gpio, 1); + + /* VDD IO supply enable to reset release delay */ + usleep_range(4000, 14000); + + gpiod_set_value(retimer->reset_gpio, 0); + + /* firmware initialization delay */ + msleep(60); + + return 0; + +err_switch_unregister: + typec_switch_unregister(retimer->sw); +err_vregs_disable: + ps883x_disable_vregs(retimer); +err_clk_disable: + clk_disable_unprepare(retimer->xo_clk); +err_mux_put: + typec_mux_put(retimer->typec_mux); +err_switch_put: + typec_switch_put(retimer->typec_switch); + + return ret; +} + +static void ps883x_retimer_remove(struct i2c_client *client) +{ + struct ps883x_retimer *retimer =3D i2c_get_clientdata(client); + + typec_retimer_unregister(retimer->retimer); + typec_switch_unregister(retimer->sw); + + gpiod_set_value(retimer->reset_gpio, 1); + + regulator_disable(retimer->vddio_supply); + regulator_disable(retimer->vddat_supply); + regulator_disable(retimer->vddar_supply); + regulator_disable(retimer->vdd_supply); + regulator_disable(retimer->vdd33_cap_supply); + regulator_disable(retimer->vdd33_supply); + + clk_disable_unprepare(retimer->xo_clk); + + typec_mux_put(retimer->typec_mux); + typec_switch_put(retimer->typec_switch); +} + +static const struct of_device_id ps883x_retimer_of_table[] =3D { + { .compatible =3D "parade,ps8830" }, + { } +}; +MODULE_DEVICE_TABLE(of, ps883x_retimer_of_table); + +static struct i2c_driver ps883x_retimer_driver =3D { + .driver =3D { + .name =3D "ps883x_retimer", + .of_match_table =3D ps883x_retimer_of_table, + }, + .probe =3D ps883x_retimer_probe, + .remove =3D ps883x_retimer_remove, +}; + +module_i2c_driver(ps883x_retimer_driver); + +MODULE_DESCRIPTION("Parade ps883x Type-C Retimer driver"); +MODULE_LICENSE("GPL"); --=20 2.34.1 From nobody Sun Nov 24 20:56:26 2024 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 26B621CB530 for ; Fri, 1 Nov 2024 16:30:06 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730478610; cv=none; b=PsfjucTOUXJ2YxMIujImAVHyO/m39oWW27LsWAw0U1zBfJPthyE2GSUK+Y9HbCs69sCpMUK9F8kWjeQ0WE0aobbr6rV+WeB1WM1y0R4qdAbtU/vJ+epDxnDHhn5PSrHyQbvkKVdZREenpojI7vxt5LeHsCczpbHbN1mrE/NkxdI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730478610; c=relaxed/simple; bh=fvqRWCnhqTWRYR0qCfEtiUKEvFK2Xv3m1iHGeOgjG6I=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=kPYlBbo+3Spi6cHmukxfWN84UO3WmUJLbItzE9UEwyG2ki4A9tvai9deqm46lLvuAI9sy5UFAaez1yIwSjO+wk2mVfufjiFGezs+4IMif1SmlDGRvTfnCUhFlQ9OMXFsPnXEVFFMCwDKhQBLH7W139qCufQPrUHksDDQVNLQC/I= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=D1FpjEci; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="D1FpjEci" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-431688d5127so16870555e9.0 for ; Fri, 01 Nov 2024 09:30:06 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1730478605; x=1731083405; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=PpSG0KbFWIwPxeEfiKRS/i3AtHJBvLnd/ul+P4U8Wnw=; b=D1FpjEciuNWqia7RGt/em9jXL+EY6ChjXKN1fWvHQxrvI64p7MacN54TQQ6bgF0e2E 4OaKnOapCGFRcSlURZA3APXLSPsAr/1rDodibmZ7dmjCYBS49+nTnoQjNSLTombw16L9 cWF7pXp84LWxq+j0LfWLAZnrgXete103sTNfmJ6yHvIr5xrLV0oyYfSfgb7oxL+GZE3G cI+duCGg5u1BDgZArgUpH6ZmQRvyUatDKdbeOF7pRLURudOUkzqWJsa4bl8hsP8Jua0E ClgYTwFhZT1mVbZ8Nx1vtwwO/dNSvgt+faqWEWjzu4UiLNvVvyhCIwwnsw7nqyz1eg53 vnBQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1730478605; x=1731083405; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=PpSG0KbFWIwPxeEfiKRS/i3AtHJBvLnd/ul+P4U8Wnw=; b=wlUS7++A4NNMsyjV2+8ApS1grXwEQpnwOSCQaV7wEcPEwxrQCTHDU4BTr7uIe3bZTu mttfhBu3txhSOk8F6hzhxiFs5fjFfo+kTuW/mVq/gNZTZNPa3PNm1zO9deI7Ny+Xmgd4 fc/iPGN0lVX8RZ5A+G8m9NcUcelVZl8Zv5b462hCvcyOIPShjY2NAfwi8ILTbt5cCvXU 6u3jae/SykYxzCsP1dfDqtA/QMD4sKjd3mELMpyHKzvDhKUki30XB4LAUBR1BDzNnLPW yes651SfoucCBbJh/2vfKogg8lE4P7y+scw/kNV8Nu9NJsDGs3Kh1tOGR3ci1L3/nTmL lp+g== X-Forwarded-Encrypted: i=1; AJvYcCXvQc6o+PlTUBWmZqraScCexB6CDJoA6FoeWBZORRzAnEH58+m4wvax0PevhkF5RxiCoSs5kP5Z+R/m9iU=@vger.kernel.org X-Gm-Message-State: AOJu0YwzZx4solQjAugMjED4jq88uviIFRXKyjcudMaVbxgNabt9i8A6 EC72AIvant+nBp9VERYdryTLbB8OkW+fc/T78J6hJ2WbjxMilQq6TYy02Onl6II= X-Google-Smtp-Source: AGHT+IGcK10nlslb6n1eh9n6HETGgFQjuP75q0+mHaMB3bYJX82tRBsdIRBW+ZykoBpZfn3pIJbtPg== X-Received: by 2002:a05:600c:4eca:b0:431:5c1c:71b6 with SMTP id 5b1f17b1804b1-4319acad842mr255121995e9.17.1730478605386; Fri, 01 Nov 2024 09:30:05 -0700 (PDT) Received: from [127.0.1.1] ([82.76.168.176]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4327d69845csm66697555e9.47.2024.11.01.09.30.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 01 Nov 2024 09:30:04 -0700 (PDT) From: Abel Vesa Date: Fri, 01 Nov 2024 18:29:41 +0200 Subject: [PATCH v4 3/4] arm64: dts: qcom: x1e80100-crd: Describe the Parade PS8830 retimers Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241101-x1e80100-ps8830-v4-3-f0f7518b263e@linaro.org> References: <20241101-x1e80100-ps8830-v4-0-f0f7518b263e@linaro.org> In-Reply-To: <20241101-x1e80100-ps8830-v4-0-f0f7518b263e@linaro.org> To: Heikki Krogerus , Greg Kroah-Hartman , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, Bjorn Andersson , Konrad Dybcio , Rajendra Nayak , Sibi Sankar , Johan Hovold , Dmitry Baryshkov , Trilok Soni , linux-kernel@vger.kernel.org, linux-usb@vger.kernel.org, devicetree@vger.kernel.org, Abel Vesa X-Mailer: b4 0.15-dev-dedf8 X-Developer-Signature: v=1; a=openpgp-sha256; l=11877; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=fvqRWCnhqTWRYR0qCfEtiUKEvFK2Xv3m1iHGeOgjG6I=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBnJQICLY8TkS70HaIhxlBKYI3Ka1QS7pFaal6tS NnEdLiB9MGJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCZyUCAgAKCRAbX0TJAJUV VuXEEAC3wB4jrc5s0uITI41hfZXZv+1KxdlMYsZ5U3HHZpIvQ+Gvy51avgPEEsN1Pc/WOYSN1aU iLeYGjfqcRPGeLRXD2XaTRJLeNZzoq5ebnHkpEiKLAX3SX2VcX+/G2p1T9DyzkrHic8sXzomNDX gaUYvjxR/a5PigBsvrJ7mtrsz4cM1dZJdIg0rHXcqbDUayQBEVfwELq9Z8YiSTFlWWejJw1r5B6 OoOkLmOGwLD9v7XxrPhS2ApApfyy+0c/DH4Ug1EImptddtateEDSkPx6pEiuKbX1GOc/y2meLq9 VH3N7Seg6rVBMw96xPRkjoqs/rzhZWMNJ5+mmSTXIgyHA+u19Y9i33BPk63wr82w6JAq5/4XSAF aWbHFNtYORBOdExSCGrHUJoYZTmHLo5NC1aRunytnhHKw1cHJZo8XS9tWfWiBwqFYR6FTdXawR9 OFcIdPpY0IbGVcMMzn9SnbFlEZT18UJbVQkK1QJhs2bpURW0Sc8MCqBM08r1oDu2rjdFNbZts/s JWMhmUYgZBFT4h+OO0FV4mlTRXnR+wVGFhYtKQ1arn0iDOUSA9lCFlFArOVHgsIKG2ndOg0fNS9 ph1iXqfTjI1dDy4/kpDv2tn2jFnmVngmS1fFX+L6YRQC0QfZ2nxOtAycusda1ME8YMR35AEKMWH 0GUAsqC+1yLuA1A== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE The X Elite CRD board comes with 3 Parade PS8830 retimers, one for each Type-C port. These handle the orientation and altmode switching and are controlled over I2C. In the connection chain, they sit between the USB/DisplayPort combo PHY and the Type-C connector. Describe the retimers and all gpio controlled voltage regulators used by each retimer. Also, modify the pmic glink graph to include the retimers in between the SuperSpeed/Sideband in endpoints and the QMP PHY out endpoints. Signed-off-by: Abel Vesa --- arch/arm64/boot/dts/qcom/x1e80100-crd.dts | 439 ++++++++++++++++++++++++++= +++- 1 file changed, 433 insertions(+), 6 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/x1e80100-crd.dts b/arch/arm64/boot/dt= s/qcom/x1e80100-crd.dts index 279697f2c72890a6d379aa0c153171960e44bd63..6e1b9e1d227ce0a3607af708e24= 38be33424eec5 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100-crd.dts +++ b/arch/arm64/boot/dts/qcom/x1e80100-crd.dts @@ -99,7 +99,15 @@ port@1 { reg =3D <1>; =20 pmic_glink_ss0_ss_in: endpoint { - remote-endpoint =3D <&usb_1_ss0_qmpphy_out>; + remote-endpoint =3D <&retimer_ss0_ss_out>; + }; + }; + + port@2 { + reg =3D <2>; + + pmic_glink_ss0_con_sbu_in: endpoint { + remote-endpoint =3D <&retimer_ss0_con_sbu_out>; }; }; }; @@ -128,7 +136,15 @@ port@1 { reg =3D <1>; =20 pmic_glink_ss1_ss_in: endpoint { - remote-endpoint =3D <&usb_1_ss1_qmpphy_out>; + remote-endpoint =3D <&retimer_ss1_ss_out>; + }; + }; + + port@2 { + reg =3D <2>; + + pmic_glink_ss1_con_sbu_in: endpoint { + remote-endpoint =3D <&retimer_ss1_con_sbu_out>; }; }; }; @@ -157,7 +173,15 @@ port@1 { reg =3D <1>; =20 pmic_glink_ss2_ss_in: endpoint { - remote-endpoint =3D <&usb_1_ss2_qmpphy_out>; + remote-endpoint =3D <&retimer_ss2_ss_out>; + }; + }; + + port@2 { + reg =3D <2>; + + pmic_glink_ss2_con_sbu_in: endpoint { + remote-endpoint =3D <&retimer_ss2_con_sbu_out>; }; }; }; @@ -293,6 +317,150 @@ vreg_nvme: regulator-nvme { regulator-boot-on; }; =20 + vreg_rtmr0_1p15: regulator-rtmr0-1p15 { + compatible =3D "regulator-fixed"; + + regulator-name =3D "VREG_RTMR0_1P15"; + regulator-min-microvolt =3D <1150000>; + regulator-max-microvolt =3D <1150000>; + + gpio =3D <&pmc8380_5_gpios 8 GPIO_ACTIVE_HIGH>; + enable-active-high; + + pinctrl-0 =3D <&usb0_pwr_1p15_reg_en>; + pinctrl-names =3D "default"; + + regulator-boot-on; + }; + + vreg_rtmr0_1p8: regulator-rtmr0-1p8 { + compatible =3D "regulator-fixed"; + + regulator-name =3D "VREG_RTMR0_1P8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + + gpio =3D <&pm8550ve_9_gpios 8 GPIO_ACTIVE_HIGH>; + enable-active-high; + + pinctrl-0 =3D <&usb0_1p8_reg_en>; + pinctrl-names =3D "default"; + + regulator-boot-on; + }; + + vreg_rtmr0_3p3: regulator-rtmr0-3p3 { + compatible =3D "regulator-fixed"; + + regulator-name =3D "VREG_RTMR0_3P3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + + gpio =3D <&pm8550_gpios 11 GPIO_ACTIVE_HIGH>; + enable-active-high; + + pinctrl-0 =3D <&usb0_3p3_reg_en>; + pinctrl-names =3D "default"; + + regulator-boot-on; + }; + + vreg_rtmr1_1p15: regulator-rtmr1-1p15 { + compatible =3D "regulator-fixed"; + + regulator-name =3D "VREG_RTMR1_1P15"; + regulator-min-microvolt =3D <1150000>; + regulator-max-microvolt =3D <1150000>; + + gpio =3D <&tlmm 188 GPIO_ACTIVE_HIGH>; + enable-active-high; + + pinctrl-0 =3D <&usb1_pwr_1p15_reg_en>; + pinctrl-names =3D "default"; + + regulator-boot-on; + }; + + vreg_rtmr1_1p8: regulator-rtmr1-1p8 { + compatible =3D "regulator-fixed"; + + regulator-name =3D "VREG_RTMR1_1P8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + + gpio =3D <&tlmm 175 GPIO_ACTIVE_HIGH>; + enable-active-high; + + pinctrl-0 =3D <&usb1_pwr_1p8_reg_en>; + pinctrl-names =3D "default"; + + regulator-boot-on; + }; + + vreg_rtmr1_3p3: regulator-rtmr1-3p3 { + compatible =3D "regulator-fixed"; + + regulator-name =3D "VREG_RTMR1_3P3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + + gpio =3D <&tlmm 186 GPIO_ACTIVE_HIGH>; + enable-active-high; + + pinctrl-0 =3D <&usb1_pwr_3p3_reg_en>; + pinctrl-names =3D "default"; + + regulator-boot-on; + }; + + vreg_rtmr2_1p15: regulator-rtmr2-1p15 { + compatible =3D "regulator-fixed"; + + regulator-name =3D "VREG_RTMR2_1P15"; + regulator-min-microvolt =3D <1150000>; + regulator-max-microvolt =3D <1150000>; + + gpio =3D <&tlmm 189 GPIO_ACTIVE_HIGH>; + enable-active-high; + + pinctrl-0 =3D <&usb2_pwr_1p15_reg_en>; + pinctrl-names =3D "default"; + + regulator-boot-on; + }; + + vreg_rtmr2_1p8: regulator-rtmr2-1p8 { + compatible =3D "regulator-fixed"; + + regulator-name =3D "VREG_RTMR2_1P8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + + gpio =3D <&tlmm 126 GPIO_ACTIVE_HIGH>; + enable-active-high; + + pinctrl-0 =3D <&usb2_pwr_1p8_reg_en>; + pinctrl-names =3D "default"; + + regulator-boot-on; + }; + + vreg_rtmr2_3p3: regulator-rtmr2-3p3 { + compatible =3D "regulator-fixed"; + + regulator-name =3D "VREG_RTMR2_3P3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + + gpio =3D <&tlmm 187 GPIO_ACTIVE_HIGH>; + enable-active-high; + + pinctrl-0 =3D <&usb2_pwr_3p3_reg_en>; + pinctrl-names =3D "default"; + + regulator-boot-on; + }; + vph_pwr: regulator-vph-pwr { compatible =3D "regulator-fixed"; =20 @@ -711,6 +879,178 @@ keyboard@3a { }; }; =20 +&i2c1 { + clock-frequency =3D <400000>; + + status =3D "okay"; + + typec-mux@8 { + compatible =3D "parade,ps8830"; + reg =3D <0x08>; + + clocks =3D <&rpmhcc RPMH_RF_CLK5>; + + vdd-supply =3D <&vreg_rtmr2_1p15>; + vdd33-supply =3D <&vreg_rtmr2_3p3>; + vdd33-cap-supply =3D <&vreg_rtmr2_3p3>; + vddar-supply =3D <&vreg_rtmr2_1p15>; + vddat-supply =3D <&vreg_rtmr2_1p15>; + vddio-supply =3D <&vreg_rtmr2_1p8>; + + reset-gpios =3D <&tlmm 185 GPIO_ACTIVE_LOW>; + + pinctrl-0 =3D <&rtmr2_default>; + pinctrl-names =3D "default"; + + orientation-switch; + retimer-switch; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + retimer_ss2_ss_out: endpoint { + remote-endpoint =3D <&pmic_glink_ss2_ss_in>; + }; + }; + + port@1 { + reg =3D <1>; + + retimer_ss2_ss_in: endpoint { + remote-endpoint =3D <&usb_1_ss2_qmpphy_out>; + }; + }; + + port@2 { + reg =3D <2>; + + retimer_ss2_con_sbu_out: endpoint { + remote-endpoint =3D <&pmic_glink_ss2_con_sbu_in>; + }; + }; + }; + }; +}; + +&i2c3 { + clock-frequency =3D <400000>; + + status =3D "okay"; + + typec-mux@8 { + compatible =3D "parade,ps8830"; + reg =3D <0x08>; + + clocks =3D <&rpmhcc RPMH_RF_CLK3>; + + vdd-supply =3D <&vreg_rtmr0_1p15>; + vdd33-supply =3D <&vreg_rtmr0_3p3>; + vdd33-cap-supply =3D <&vreg_rtmr0_3p3>; + vddar-supply =3D <&vreg_rtmr0_1p15>; + vddat-supply =3D <&vreg_rtmr0_1p15>; + vddio-supply =3D <&vreg_rtmr0_1p8>; + + reset-gpios =3D <&pm8550_gpios 10 GPIO_ACTIVE_LOW>; + + pinctrl-0 =3D <&rtmr0_default>; + pinctrl-names =3D "default"; + + retimer-switch; + orientation-switch; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + retimer_ss0_ss_out: endpoint { + remote-endpoint =3D <&pmic_glink_ss0_ss_in>; + }; + }; + + port@1 { + reg =3D <1>; + + retimer_ss0_ss_in: endpoint { + remote-endpoint =3D <&usb_1_ss0_qmpphy_out>; + }; + }; + + port@2 { + reg =3D <2>; + + retimer_ss0_con_sbu_out: endpoint { + remote-endpoint =3D <&pmic_glink_ss0_con_sbu_in>; + }; + }; + }; + }; +}; + +&i2c7 { + clock-frequency =3D <400000>; + + status =3D "okay"; + + typec-mux@8 { + compatible =3D "parade,ps8830"; + reg =3D <0x8>; + + clocks =3D <&rpmhcc RPMH_RF_CLK4>; + + vdd-supply =3D <&vreg_rtmr1_1p15>; + vdd33-supply =3D <&vreg_rtmr1_3p3>; + vdd33-cap-supply =3D <&vreg_rtmr1_3p3>; + vddar-supply =3D <&vreg_rtmr1_1p15>; + vddat-supply =3D <&vreg_rtmr1_1p15>; + vddio-supply =3D <&vreg_rtmr1_1p8>; + + reset-gpios =3D <&tlmm 176 GPIO_ACTIVE_LOW>; + + pinctrl-0 =3D <&rtmr1_default>; + pinctrl-names =3D "default"; + + retimer-switch; + orientation-switch; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + retimer_ss1_ss_out: endpoint { + remote-endpoint =3D <&pmic_glink_ss1_ss_in>; + }; + }; + + port@1 { + reg =3D <1>; + + retimer_ss1_ss_in: endpoint { + remote-endpoint =3D <&usb_1_ss1_qmpphy_out>; + }; + }; + + port@2 { + reg =3D <2>; + + retimer_ss1_con_sbu_out: endpoint { + remote-endpoint =3D <&pmic_glink_ss1_con_sbu_in>; + }; + }; + + }; + }; +}; + &i2c8 { clock-frequency =3D <400000>; =20 @@ -856,6 +1196,28 @@ &pcie6a_phy { status =3D "okay"; }; =20 +&pm8550_gpios { + rtmr0_default: rtmr0-reset-n-active-state { + pins =3D "gpio10"; + function =3D "normal"; + power-source =3D <1>; /* 1.8V */ + }; + + usb0_3p3_reg_en: usb0-3p3-reg-en-state { + pins =3D "gpio11"; + function =3D "normal"; + power-source =3D <1>; /* 1.8V */ + }; +}; + +&pm8550ve_9_gpios { + usb0_1p8_reg_en: usb0-1p8-reg-en-state { + pins =3D "gpio8"; + function =3D "normal"; + power-source =3D <1>; /* 1.8V */ + }; +}; + &pmc8380_3_gpios { edp_bl_en: edp-bl-en-state { pins =3D "gpio4"; @@ -866,6 +1228,15 @@ edp_bl_en: edp-bl-en-state { }; }; =20 +&pmc8380_5_gpios { + usb0_pwr_1p15_reg_en: usb0-pwr-1p15-reg-en-state { + pins =3D "gpio8"; + function =3D "normal"; + power-source =3D <1>; /* 1.8V */ + bias-disable; + }; +}; + &qupv3_0 { status =3D "okay"; }; @@ -1095,6 +1466,62 @@ wake-n-pins { }; }; =20 + usb1_pwr_1p15_reg_en: usb1-pwr-1p15-reg-en-state { + pins =3D "gpio188"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + + usb1_pwr_1p8_reg_en: usb1-pwr-1p8-reg-en-state { + pins =3D "gpio175"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + + usb1_pwr_3p3_reg_en: usb1-pwr-3p3-reg-en-state { + pins =3D "gpio186"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + + rtmr1_default: rtmr1-reset-n-active-state { + pins =3D "gpio176"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + + usb2_pwr_1p15_reg_en: usb2-pwr-1p15-reg-en-state { + pins =3D "gpio189"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + + usb2_pwr_1p8_reg_en: usb2-pwr-1p8-reg-en-state { + pins =3D "gpio126"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + + usb2_pwr_3p3_reg_en: usb2-pwr-3p3-reg-en-state { + pins =3D "gpio187"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + + rtmr2_default: rtmr2-reset-n-active-state { + pins =3D "gpio185"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + tpad_default: tpad-default-state { pins =3D "gpio3"; function =3D "gpio"; @@ -1162,7 +1589,7 @@ &usb_1_ss0_dwc3_hs { }; =20 &usb_1_ss0_qmpphy_out { - remote-endpoint =3D <&pmic_glink_ss0_ss_in>; + remote-endpoint =3D <&retimer_ss0_ss_in>; }; =20 &usb_1_ss1_hsphy { @@ -1190,7 +1617,7 @@ &usb_1_ss1_dwc3_hs { }; =20 &usb_1_ss1_qmpphy_out { - remote-endpoint =3D <&pmic_glink_ss1_ss_in>; + remote-endpoint =3D <&retimer_ss1_ss_in>; }; =20 &usb_1_ss2_hsphy { @@ -1218,5 +1645,5 @@ &usb_1_ss2_dwc3_hs { }; =20 &usb_1_ss2_qmpphy_out { - remote-endpoint =3D <&pmic_glink_ss2_ss_in>; + remote-endpoint =3D <&retimer_ss2_ss_in>; }; --=20 2.34.1 From nobody Sun Nov 24 20:56:26 2024 Received: from mail-wm1-f46.google.com (mail-wm1-f46.google.com [209.85.128.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 91B1F1CBE8B for ; Fri, 1 Nov 2024 16:30:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730478611; cv=none; b=FpJfjMddXMSnn+arnhdEfKdBHWv67sTmCtT1lQorwAEMf3zhjBAvn289yRSrUmMKwIKWnIyTXLfvpQQ0w++cr9mSzWZWzCrDjH9CpDG+ndHymY4Gcz3ZuPhfpfladNKjM+mdH+kBVAzOou4KyS+Z6UeMFFevFLPOzg4PKrZP2Jc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730478611; c=relaxed/simple; bh=Hmya9urPzYZ9DRws7XZbkyfEDvnuLnJ8Bsg7p4gHTM8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=F+1yLlNtZJ25O/uxqX7m+7mWFXyZw8GlrMf9e3TX+lfzJyNEHuM3KCcuSjzmB6ohXnqYY4AgOn5n7BHQw5QtWbWQikrnBwU+FoEDhbR5o2xVZTs/iRMLToQOfLIuMV1XWfjGTIyWIiMAdlagrJBjF/aKQyAh6a85Yi5uKUZH98o= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=fe9v+ivb; arc=none smtp.client-ip=209.85.128.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="fe9v+ivb" Received: by mail-wm1-f46.google.com with SMTP id 5b1f17b1804b1-43162cf1eaaso23208065e9.0 for ; Fri, 01 Nov 2024 09:30:08 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1730478607; x=1731083407; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=f9tz5Jol/Unc2MrtdrBxllQ+sPoITbl6HWLDF/QJsGQ=; b=fe9v+ivbPoJukNyzupJmNWR5VY+ezrIsf8JG7Oy2nVbXbac5ybXK8LRmR4Rvm7Yz+c z0pDU/T7dzy3lL/BfKFULi7miQoKKk8rSwmTlAj/GVEixyw0qUhrZO7uj8KXmPXoNk4N +HzyZMY2f6av9xeQFK+9xy8POJcgyFXsij22tZHTN3RrT/9iDbe5IR9+9apBolltQFLu c3X18BPAkY3xf8trws9psEOJTpu0ZWzM4goxk3bs5hjWfFlYsVRSHGvkNfIEQk7qmpGv 7RrQrj26zFtHecW9IDHA4KtymPmL8RtZuXY8+qN0734JK8gOq2bMtuk+Lt9x4KZ9aSDX +XvA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1730478607; x=1731083407; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=f9tz5Jol/Unc2MrtdrBxllQ+sPoITbl6HWLDF/QJsGQ=; b=Pk3rseIXtMw5Prwk2bBdudEVVtgmA3TiPa5wN9D8zhzIhQwwLc3GgT8ZxxdBul0Znv dPFd5VoU1tsrRJGesQNPhljMbeFJSbO4bGTA7YqjvoAon76Z25ytUXFuQw5uwr6oJpf/ rs67Hn9ZLX7a700gxWJDdf/1PSu3wM2MMuyX9gsDrBKfXI65sSykWwFzlxI1n9s9cT9z ol2YPoCM84rZOuc3Y7v9cSiqk+L6uaIQDdaaUxoVJpdulVhAMkJUK7OUS8w7BCMoiggr Xyks+LXOMOI8ltLQlZfYzVy17qvQepeD8+iVhOKXCbxil5oNSExt5xwsKUv0M56IJrrh PKqA== X-Forwarded-Encrypted: i=1; AJvYcCXsIbSI9j9cWTa0a8bFO4Ph87INgg0Vlv4/3f1CWyTZd6jvtP4N9oQBwEp8NwZeVZZps8s0W6HAeupXej8=@vger.kernel.org X-Gm-Message-State: AOJu0YzQ0aOo/6aO9DDoR6wEQeM8Vstg4e6Yz7sA42LOyCvYvR+Yf5O3 mknEKp/mFiB7LfWQiUXKEsQATKSKof0xBAtbthtdDHBFZNoINkb25dEyZOCJQ1YcSJNrvIG0aL5 e X-Google-Smtp-Source: AGHT+IGYq8MOxpZZNEOPVMocYMY/5b1F5E8ewDQFuKwVQSWXKKk6jfKWhq69k9821k8E1sMpgsQprg== X-Received: by 2002:a05:600c:354f:b0:431:518a:6826 with SMTP id 5b1f17b1804b1-43283255a71mr40784415e9.19.1730478606977; Fri, 01 Nov 2024 09:30:06 -0700 (PDT) Received: from [127.0.1.1] ([82.76.168.176]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4327d69845csm66697555e9.47.2024.11.01.09.30.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 01 Nov 2024 09:30:06 -0700 (PDT) From: Abel Vesa Date: Fri, 01 Nov 2024 18:29:42 +0200 Subject: [PATCH v4 4/4] arm64: dts: qcom: x1e80100-crd: Enable external DisplayPort support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241101-x1e80100-ps8830-v4-4-f0f7518b263e@linaro.org> References: <20241101-x1e80100-ps8830-v4-0-f0f7518b263e@linaro.org> In-Reply-To: <20241101-x1e80100-ps8830-v4-0-f0f7518b263e@linaro.org> To: Heikki Krogerus , Greg Kroah-Hartman , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, Bjorn Andersson , Konrad Dybcio , Rajendra Nayak , Sibi Sankar , Johan Hovold , Dmitry Baryshkov , Trilok Soni , linux-kernel@vger.kernel.org, linux-usb@vger.kernel.org, devicetree@vger.kernel.org, Abel Vesa X-Mailer: b4 0.15-dev-dedf8 X-Developer-Signature: v=1; a=openpgp-sha256; l=1260; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=Hmya9urPzYZ9DRws7XZbkyfEDvnuLnJ8Bsg7p4gHTM8=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBnJQIFd2waiAbzyNMuWuHm9XUw4iSsoyPlOEIar aJCJGpGpISJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCZyUCBQAKCRAbX0TJAJUV VsbRD/9MXpluqX5eNHet3fLUS8Ij5hNszOotunsBJ9jHOik73VtBi4BbobtpRU//S/gaoSTf0Y0 sDKm5RbG/BAxSGFOCzP327fx/VXKxAp5bDFsAeEHSBfro0e/Whj+K3Em/yGUUZS/0b4e8NF6wGp Mpxm5XNskn8Gtv9mxn9BNDIIj1yxegyt7cheQkv751DFW0VMY27p6YhU6uWKSrAHExhXI6I0p+9 7+YAlnjXMQHm9B1yb1bGM+MxKU8k8fJcI32ctzW8M8lJvDP/XKbBwUe7BIO158MGNksNB8Ho0WI KkNzRUsUWnBnLEFbtqNQXSyQ+kEaxRVncC/JBVEDZJdb5QQp+7EhAfcTF5uGDoMdzukSP22PRSU RRdi6uwvuixAgJEEMBH2LQn1FZhESKoICI5JntqkQiuxF/ByfpzftyGnBnAv3IbMl8wyyOGv5Ic FeTOwH+DkGzEI0QLGaHGHIDWNbiMhysvDbJHImHBhelelagj8u9Nnlz/Og5N9xf4GVNV3VoIsiW W8DNLu6EX7c+W6n5MyIZ2RgWK7IxrigwdlHTG0L3tqCP2U94Q2UVwAEbYNsDuKh3oSr4FijCLgf y50xtK633bgsO2VfvFkClKlESoLcwrlMh4MxRKioVDzBLARzHNdToZjRzZRi+qXNU5b+HzCTGyf ZhjPbGxwxj3SjTQ== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE The X Elite CRD provides external DisplayPort on all 3 USB Type-C ports. Each one of this ports is connected to a dedicated DisplayPort controller. Due to support missing in the USB/DisplayPort combo PHY driver, the external DisplayPort is limited to 2 lanes. So enable all 3 remaining DisplayPort controllers and limit their data lanes number to 2. Signed-off-by: Abel Vesa --- arch/arm64/boot/dts/qcom/x1e80100-crd.dts | 24 ++++++++++++++++++++++++ 1 file changed, 24 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/x1e80100-crd.dts b/arch/arm64/boot/dt= s/qcom/x1e80100-crd.dts index 6e1b9e1d227ce0a3607af708e2438be33424eec5..4863efd793641136e8788882c37= 1efafa7f23c3c 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100-crd.dts +++ b/arch/arm64/boot/dts/qcom/x1e80100-crd.dts @@ -1098,6 +1098,30 @@ &mdss { status =3D "okay"; }; =20 +&mdss_dp0 { + status =3D "okay"; +}; + +&mdss_dp0_out { + data-lanes =3D <0 1>; +}; + +&mdss_dp1 { + status =3D "okay"; +}; + +&mdss_dp1_out { + data-lanes =3D <0 1>; +}; + +&mdss_dp2 { + status =3D "okay"; +}; + +&mdss_dp2_out { + data-lanes =3D <0 1>; +}; + &mdss_dp3 { compatible =3D "qcom,x1e80100-dp"; /delete-property/ #sound-dai-cells; --=20 2.34.1