From nobody Mon Nov 25 00:16:44 2024 Received: from mail-ot1-f54.google.com (mail-ot1-f54.google.com [209.85.210.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 00AFB13DDA7; Thu, 31 Oct 2024 06:09:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730354975; cv=none; b=sXPbMn/w8yiJ7E37qzy4nl2sD/z0vKK9h1D9VJZ5tCeUhYgDBQbYq4saZ6+93cNtYm8qcksOTLg8lvPo9vwBOqjrzBATORkvyzf+yRhX0b3GCD7395FpOJWlty9sa3AlRy6C3fzxVJptUJrxlG2o6Fql/Y/gB366eMEDentRA8g= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730354975; c=relaxed/simple; bh=yEaPe5+zBJKHNj1cJxHgERtG+/xoMeGrDSaxjIaQrts=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=qJD7fz8ll0YvEjd/wz5Afs46ShT6RSrKocrTy+h2/uqkSkxSkXbJL+w74TyC2UB41SZXA7FSYOvs5wCo/VAp19We4VGQKwKdzSWLzF0rBYanlte06gx1ThccDd3dGU4+iU2sktEOtN6tU/UzcAbJoGcL6AXsfhtkH0JGIU7a8MY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Tl0Cxjz5; arc=none smtp.client-ip=209.85.210.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Tl0Cxjz5" Received: by mail-ot1-f54.google.com with SMTP id 46e09a7af769-7180ab89c58so271397a34.1; Wed, 30 Oct 2024 23:09:32 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1730354972; x=1730959772; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Zc02FLxhfy5Xf8qTwvd6Nubgfo1jmCVxaCk2RIUB6RU=; b=Tl0Cxjz5HyicOzWjwuWN3W179D/VjgQGev4TlDwubORImAUDN+Ds7Zc+TE8MqDwZPK 36f1tpemzQen75dWGh5ndU/37Dsm5ecr1bQrF8x4f3ybLkxB8DDm5sYtoYnsxyZyaDNz zL1FmSaGtdKnx611PPFuN5DLjdHLaz3a2aMhc3UmDOuiWJP2PWJ3K/nIVRSdsHK2hy3l Gb44fKaqcEmaeXUzXtiGXzrct1VkoMGpN4/E1jY99Cd0YMVNIzshDHIs+MZ1Z042Oz7C vGBfc7QWmKJoUDyufmikZTRaOWlNsfXdWSRzRbavOLh4KJyxj987GZSJXb0kv3jdPhPA MQeA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1730354972; x=1730959772; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Zc02FLxhfy5Xf8qTwvd6Nubgfo1jmCVxaCk2RIUB6RU=; b=rgZ2dP9Jqanb3nNpUF4a9UGrnlDzRm8jXZ40EmqUwiF/ZwLi34ZbgqI3V6EQsjvF+v 7jk5dUJdrGflI4u0fw7zAtYXsVf72DArM+QD+PfcQICNjpp8m0Gq0e4icyPyQuFIMH+f m5hBuLRnCpnL7WHdq5jlUjVctibi1EBhR44cl/hxwK+ByTBG48Q0ST0Q0g74o4SzGzCU yIZQKfgICl2Z+ssm8AxeYBADerxBlzbpPd8B1efESkDFlkekBMmQiTCBC8LqUxLFbRM5 +zTR5NbcpC1lSgpyedn9UIszprP0hWp1SrRf+YyoVVKDCwwFwlyz6tenP3jPy676vjOc 3Tjw== X-Forwarded-Encrypted: i=1; AJvYcCUJE4JeK3b2msXcOYOR39Oi0pYvO+aibT5ONroCvlcmGdzNYbjacpcmrly/hKxC/rm1EDFTL0JFMv8s8S3M@vger.kernel.org, AJvYcCUpQHMGiqnQ/o2m479WH7/CBJdVbBEOhA96fta9yt+l3lYNm3ZTMak2VNWITTF23aQDXhSNgjnXuQKK@vger.kernel.org X-Gm-Message-State: AOJu0YzccQgYEDJdOjkKr6/PdJMrW+t6AJDx5gng4V5L5bNG052E0AK/ s7vLBpMesqCwAZvsuFW1B5J/lN61elRoQz4/3B42Z+yWZ2dQdz8o4nflNw== X-Google-Smtp-Source: AGHT+IHmQUwN5TmL28+PKCqGNDrUt7hwzuLbah0KAI2f5gIPh+ZYAz6Cypl98SuyGh7fKujgz8DCMA== X-Received: by 2002:a05:6830:6015:b0:717:fe2d:a4e4 with SMTP id 46e09a7af769-7189b4f40e0mr2421240a34.19.1730354971846; Wed, 30 Oct 2024 23:09:31 -0700 (PDT) Received: from localhost ([2001:da8:7001:11::cb]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-7ee459fdee2sm491505a12.58.2024.10.30.23.09.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 30 Oct 2024 23:09:31 -0700 (PDT) From: Inochi Amaoto To: Chen Wang , Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Walmsley , Palmer Dabbelt , Albert Ou , Peter Zijlstra , Inochi Amaoto , Guo Ren , Lad Prabhakar , Yangyu Chen , Anup Patel , Hal Feng , Geert Uytterhoeven Cc: Yixun Lan , Longbin Li , Inochi Amaoto , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org Subject: [PATCH v5 1/3] dt-bindings: interrupt-controller: Add Sophgo SG2044 ACLINT SSWI Date: Thu, 31 Oct 2024 14:08:57 +0800 Message-ID: <20241031060859.722258-2-inochiama@gmail.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241031060859.722258-1-inochiama@gmail.com> References: <20241031060859.722258-1-inochiama@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Sophgo SG2044 has a new version of T-HEAD C920, which implement a fully featured T-HEAD ACLINT device. This ACLINT device contains a SSWI device to support fast S-mode IPI. Add necessary compatible string for the T-HEAD ACLINT sswi device. Link: https://www.xrvm.com/product/xuantie/C920 Signed-off-by: Inochi Amaoto Reviewed-by: Conor Dooley --- .../thead,c900-aclint-sswi.yaml | 58 +++++++++++++++++++ 1 file changed, 58 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/= thead,c900-aclint-sswi.yaml diff --git a/Documentation/devicetree/bindings/interrupt-controller/thead,c= 900-aclint-sswi.yaml b/Documentation/devicetree/bindings/interrupt-controll= er/thead,c900-aclint-sswi.yaml new file mode 100644 index 000000000000..64559ddc931a --- /dev/null +++ b/Documentation/devicetree/bindings/interrupt-controller/thead,c900-acl= int-sswi.yaml @@ -0,0 +1,58 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/interrupt-controller/thead,c900-aclint-= sswi.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Sophgo sg2044 ACLINT Supervisor-level Software Interrupt Device + +maintainers: + - Inochi Amaoto + +description: + The SSWI device is a part of the THEAD ACLINT device. It provides + supervisor-level IPI functionality for a set of HARTs on a THEAD + platform. It provides a register to set an IPI (SETSSIP) for each + HART connected to the SSWI device. + +properties: + compatible: + items: + - enum: + - sophgo,sg2044-aclint-sswi + - const: thead,c900-aclint-sswi + + reg: + maxItems: 1 + + "#interrupt-cells": + const: 0 + + interrupt-controller: true + + interrupts-extended: + minItems: 1 + maxItems: 4095 + +additionalProperties: false + +required: + - compatible + - reg + - "#interrupt-cells" + - interrupt-controller + - interrupts-extended + +examples: + - | + interrupt-controller@94000000 { + compatible =3D "sophgo,sg2044-aclint-sswi", "thead,c900-aclint-sswi"; + reg =3D <0x94000000 0x00004000>; + #interrupt-cells =3D <0>; + interrupt-controller; + interrupts-extended =3D <&cpu1intc 1>, + <&cpu2intc 1>, + <&cpu3intc 1>, + <&cpu4intc 1>; + }; +... --=20 2.47.0 From nobody Mon Nov 25 00:16:44 2024 Received: from mail-pl1-f175.google.com (mail-pl1-f175.google.com [209.85.214.175]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4E680145FE4; Thu, 31 Oct 2024 06:09:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.175 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730354978; cv=none; b=JtDPSR/w2FP8hXhIG3xoupcgiadFA4si1cV6sUCPNDXkSyXbsNFyjtkHAAIVb9s6Pve12pw0GVgXaDnfTk/4899NaoUrFNPey9MZzqwKwj7hDi/8KOFAvSNz+eRSPQwMN0vDO1lDvBJEwhWMvt1XP6kVg6NMb/pqJ09RoP7QNLw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730354978; c=relaxed/simple; bh=Fknbi47ITZU0A9AeHDqyI6SMGpptDOmUUWuMG95gFcI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=KPoyBrc4Ks4Zin/tHqBCENSXTuckbYuF+/asyrCuQPzYJ+BcG9xT17WKaQ1nSNM26DpUw+byPisnpn8tjDkaMBma3axdK+ymomAh2eujTtnsj2hzU8AczV2ZmGN+D0e6QnA54ln9/JqN5QaCkHBaqQkbnVfFZM698+fBZOUx3+U= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Ym543BEZ; arc=none smtp.client-ip=209.85.214.175 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Ym543BEZ" Received: by mail-pl1-f175.google.com with SMTP id d9443c01a7336-20cdbe608b3so6121115ad.1; Wed, 30 Oct 2024 23:09:35 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1730354974; x=1730959774; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=r55lxlFhBK7JJ//C6HX7v39nTKeSbnaE2FLDN9meifs=; b=Ym543BEZGdJvHVZeK4sI7DNZECMJEdjb2nAGuQz11x7g03xcEbyAhHaFy54u7qfOSE qm5Qtsqq6Hqq0e0vP1rFCJYp93hM+Rsnnw/Hj+WFEft8FIHGQcJ0CYkv9a3PQYH+mb/G jvLfOPLhEpeq+PVzZA+GAL1gLTIjgxPfp4RH/FIZZT6ZE6a5kX6FElEG2dABSFZ2/0mY xPxPdgnxsa3Zmg4AliweB3L00X2+wVsWMbsaDBbj8U28wrnGqSAKdSx0eLx3lhyGmGan T4RMmJSL67dyxVCQpunZsAik3UvI6uYFdMavyDgXNxDkmSwAKmd7LYTP5m61GpFApOfI L/pQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1730354974; x=1730959774; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=r55lxlFhBK7JJ//C6HX7v39nTKeSbnaE2FLDN9meifs=; b=mHhCmw6jmQ6gMjCllBkG02qRUadDZpNKSRbL62diblHL8Pfszqg9QN+baqAMkiYSdW z4mZpML8d2r9s4OlU6OqYRFLgp+eUZjcX7ktJmnz44FVpOxa9WYPnCnID4rF2DhnBzNc p0N7CG7YbRnFSjzNzsLLq1rZAkINhSEn94kPoCqp8XXTOAiDC7/XNGr8jOeqyRVlaXk3 oJVqAMl8z0W9S04DI+2GicoYqzKr+0PsDQUEfI0GmW5q/rSi5SCqj+2JQUtGz9v05r+0 Pr9+obj8qjG25T0/4Qp9yJMB1Oqm6Lkr7yrpU2goFR9iINcLk2pWP50cATr0tPM4hkwe jTFQ== X-Forwarded-Encrypted: i=1; AJvYcCVDitjMVF/0BuSjdSDDNyvMm6ikTUreoSEpRSwPuP5nRYNblbnhkcns1jgbTJNUbEtexfOJqZIjZrb6qnFJ@vger.kernel.org, AJvYcCXjFmqIswFrh4E5wmP5CF4ESrkK3NSGNdLIrFD6DjpvbKuYyZsoX+SnDpA1ooGzIUaJXk6kQWVae6N+@vger.kernel.org X-Gm-Message-State: AOJu0YwJFf8JLHyq1EoWQ9Tdtslol+UDXeFx2pooL3BvSfnt3Ec7O1rf 7AyQwQBaucvZoMCIw5ZCJC3WX2VJVx8hBWjSAByX2cGoU0luRk9V X-Google-Smtp-Source: AGHT+IHpfm6kGDCd7jxfM/i31aX3tHwy/QzLz2yvFEAg+WpvPIFw3m7g7kcX2TjdX0tWwn1Fa7YcWg== X-Received: by 2002:a17:902:cf11:b0:20e:94ba:4e27 with SMTP id d9443c01a7336-210f75365d2mr75715255ad.27.1730354974378; Wed, 30 Oct 2024 23:09:34 -0700 (PDT) Received: from localhost ([2001:da8:7001:11::cb]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-211056eda5fsm4400275ad.7.2024.10.30.23.09.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 30 Oct 2024 23:09:34 -0700 (PDT) From: Inochi Amaoto To: Chen Wang , Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Walmsley , Palmer Dabbelt , Albert Ou , Peter Zijlstra , Inochi Amaoto , Guo Ren , Lad Prabhakar , Yangyu Chen , Anup Patel , Hal Feng , Geert Uytterhoeven Cc: Yixun Lan , Longbin Li , Inochi Amaoto , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org Subject: [PATCH v5 2/3] irqchip: add T-HEAD C900 ACLINT SSWI driver Date: Thu, 31 Oct 2024 14:08:58 +0800 Message-ID: <20241031060859.722258-3-inochiama@gmail.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241031060859.722258-1-inochiama@gmail.com> References: <20241031060859.722258-1-inochiama@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add a driver for the T-HEAD C900 ACLINT SSWI device. This device allows the system with T-HEAD cpus to send ipi via fast device interface. Signed-off-by: Inochi Amaoto --- drivers/irqchip/Kconfig | 12 ++ drivers/irqchip/Makefile | 1 + drivers/irqchip/irq-thead-c900-aclint-sswi.c | 176 +++++++++++++++++++ include/linux/cpuhotplug.h | 1 + 4 files changed, 190 insertions(+) create mode 100644 drivers/irqchip/irq-thead-c900-aclint-sswi.c diff --git a/drivers/irqchip/Kconfig b/drivers/irqchip/Kconfig index d82bcab233a1..62939fa630c2 100644 --- a/drivers/irqchip/Kconfig +++ b/drivers/irqchip/Kconfig @@ -604,6 +604,18 @@ config STARFIVE_JH8100_INTC =20 If you don't know what to do here, say Y. =20 +config THEAD_C900_ACLINT_SSWI + bool "THEAD C9XX ACLINT S-mode IPI Interrupt Controller" + depends on RISCV + depends on SMP + select IRQ_DOMAIN_HIERARCHY + select GENERIC_IRQ_IPI_MUX + help + This enables support for T-HEAD specific ACLINT SSWI device + support. + + If you don't know what to do here, say Y. + config EXYNOS_IRQ_COMBINER bool "Samsung Exynos IRQ combiner support" if COMPILE_TEST depends on (ARCH_EXYNOS && ARM) || COMPILE_TEST diff --git a/drivers/irqchip/Makefile b/drivers/irqchip/Makefile index e3679ec2b9f7..583418261253 100644 --- a/drivers/irqchip/Makefile +++ b/drivers/irqchip/Makefile @@ -101,6 +101,7 @@ obj-$(CONFIG_RISCV_APLIC_MSI) +=3D irq-riscv-aplic-msi= .o obj-$(CONFIG_RISCV_IMSIC) +=3D irq-riscv-imsic-state.o irq-riscv-imsic-ea= rly.o irq-riscv-imsic-platform.o obj-$(CONFIG_SIFIVE_PLIC) +=3D irq-sifive-plic.o obj-$(CONFIG_STARFIVE_JH8100_INTC) +=3D irq-starfive-jh8100-intc.o +obj-$(CONFIG_THEAD_C900_ACLINT_SSWI) +=3D irq-thead-c900-aclint-sswi.o obj-$(CONFIG_IMX_IRQSTEER) +=3D irq-imx-irqsteer.o obj-$(CONFIG_IMX_INTMUX) +=3D irq-imx-intmux.o obj-$(CONFIG_IMX_MU_MSI) +=3D irq-imx-mu-msi.o diff --git a/drivers/irqchip/irq-thead-c900-aclint-sswi.c b/drivers/irqchip= /irq-thead-c900-aclint-sswi.c new file mode 100644 index 000000000000..b0e366ade427 --- /dev/null +++ b/drivers/irqchip/irq-thead-c900-aclint-sswi.c @@ -0,0 +1,176 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (C) 2024 Inochi Amaoto + */ + +#define pr_fmt(fmt) "thead-c900-aclint-sswi: " fmt +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define THEAD_ACLINT_xSWI_REGISTER_SIZE 4 + +#define THEAD_C9XX_CSR_SXSTATUS 0x5c0 +#define THEAD_C9XX_SXSTATUS_CLINTEE BIT(17) + +static int sswi_ipi_virq __ro_after_init; +static DEFINE_PER_CPU(void __iomem *, sswi_cpu_regs); + +static void thead_aclint_sswi_ipi_send(unsigned int cpu) +{ + writel_relaxed(0x1, per_cpu(sswi_cpu_regs, cpu)); +} + +static void thead_aclint_sswi_ipi_clear(void) +{ + writel_relaxed(0x0, this_cpu_read(sswi_cpu_regs)); +} + +static void thead_aclint_sswi_ipi_handle(struct irq_desc *desc) +{ + struct irq_chip *chip =3D irq_desc_get_chip(desc); + + chained_irq_enter(chip, desc); + + csr_clear(CSR_IP, IE_SIE); + thead_aclint_sswi_ipi_clear(); + + ipi_mux_process(); + + chained_irq_exit(chip, desc); +} + +static int thead_aclint_sswi_starting_cpu(unsigned int cpu) +{ + enable_percpu_irq(sswi_ipi_virq, irq_get_trigger_type(sswi_ipi_virq)); + + return 0; +} + +static int thead_aclint_sswi_dying_cpu(unsigned int cpu) +{ + thead_aclint_sswi_ipi_clear(); + + disable_percpu_irq(sswi_ipi_virq); + + return 0; +} + +static int __init thead_aclint_sswi_parse_irq(struct fwnode_handle *fwnode, + void __iomem *reg) +{ + struct of_phandle_args parent; + unsigned long hartid; + u32 contexts, i; + int rc, cpu; + + contexts =3D of_irq_count(to_of_node(fwnode)); + if (!(contexts)) { + pr_err("%pfwP: no ACLINT SSWI context available\n", fwnode); + return -EINVAL; + } + + for (i =3D 0; i < contexts; i++) { + rc =3D of_irq_parse_one(to_of_node(fwnode), i, &parent); + if (rc) + return rc; + + rc =3D riscv_of_parent_hartid(parent.np, &hartid); + if (rc) + return rc; + + if (parent.args[0] !=3D RV_IRQ_SOFT) + return -ENOTSUPP; + + cpu =3D riscv_hartid_to_cpuid(hartid); + + per_cpu(sswi_cpu_regs, cpu) =3D reg + i * THEAD_ACLINT_xSWI_REGISTER_SIZ= E; + } + + pr_info("%pfwP: register %u CPU%s\n", fwnode, contexts, str_plural(contex= ts)); + + return 0; +} + +static int __init thead_aclint_sswi_probe(struct fwnode_handle *fwnode) +{ + struct irq_domain *domain; + void __iomem *reg; + int virq, rc; + + /* If it is T-HEAD CPU, check whether SSWI is enabled */ + if (riscv_cached_mvendorid(0) =3D=3D THEAD_VENDOR_ID && + !(csr_read(THEAD_C9XX_CSR_SXSTATUS) & THEAD_C9XX_SXSTATUS_CLINTEE)) + return -ENOTSUPP; + + if (!is_of_node(fwnode)) + return -EINVAL; + + reg =3D of_iomap(to_of_node(fwnode), 0); + if (!reg) + return -ENOMEM; + + /* Parse SSWI setting */ + rc =3D thead_aclint_sswi_parse_irq(fwnode, reg); + if (rc < 0) + return rc; + + /* If mulitple SSWI devices are present, do not register irq again */ + if (sswi_ipi_virq) + return 0; + + /* Find riscv intc domain and create IPI irq mapping */ + domain =3D irq_find_matching_fwnode(riscv_get_intc_hwnode(), DOMAIN_BUS_A= NY); + if (!domain) { + pr_err("%pfwP: Failed to find INTC domain\n", fwnode); + return -ENOENT; + } + + sswi_ipi_virq =3D irq_create_mapping(domain, RV_IRQ_SOFT); + if (!sswi_ipi_virq) { + pr_err("unable to create ACLINT SSWI IRQ mapping\n"); + return -ENOMEM; + } + + /* Register SSWI irq and handler */ + virq =3D ipi_mux_create(BITS_PER_BYTE, thead_aclint_sswi_ipi_send); + if (virq <=3D 0) { + pr_err("unable to create muxed IPIs\n"); + irq_dispose_mapping(sswi_ipi_virq); + return virq < 0 ? virq : -ENOMEM; + } + + irq_set_chained_handler(sswi_ipi_virq, thead_aclint_sswi_ipi_handle); + + cpuhp_setup_state(CPUHP_AP_IRQ_THEAD_ACLINT_SSWI_STARTING, + "irqchip/thead-aclint-sswi:starting", + thead_aclint_sswi_starting_cpu, + thead_aclint_sswi_dying_cpu); + + riscv_ipi_set_virq_range(virq, BITS_PER_BYTE); + + /* Announce that SSWI is providing IPIs */ + pr_info("providing IPIs using THEAD ACLINT SSWI\n"); + + return 0; +} + +static int __init thead_aclint_sswi_early_probe(struct device_node *node, + struct device_node *parent) +{ + return thead_aclint_sswi_probe(&node->fwnode); +} +IRQCHIP_DECLARE(thead_aclint_sswi, "thead,c900-aclint-sswi", thead_aclint_= sswi_early_probe); diff --git a/include/linux/cpuhotplug.h b/include/linux/cpuhotplug.h index 2361ed4d2b15..799052249c7b 100644 --- a/include/linux/cpuhotplug.h +++ b/include/linux/cpuhotplug.h @@ -147,6 +147,7 @@ enum cpuhp_state { CPUHP_AP_IRQ_EIOINTC_STARTING, CPUHP_AP_IRQ_AVECINTC_STARTING, CPUHP_AP_IRQ_SIFIVE_PLIC_STARTING, + CPUHP_AP_IRQ_THEAD_ACLINT_SSWI_STARTING, CPUHP_AP_IRQ_RISCV_IMSIC_STARTING, CPUHP_AP_IRQ_RISCV_SBI_IPI_STARTING, CPUHP_AP_ARM_MVEBU_COHERENCY, --=20 2.47.0 From nobody Mon Nov 25 00:16:44 2024 Received: from mail-pg1-f171.google.com (mail-pg1-f171.google.com [209.85.215.171]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 758EB1465AB; Thu, 31 Oct 2024 06:09:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.215.171 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730354979; cv=none; b=XzQCcF1nlqmmmHGGuyz6QGX9u5q/urvklJwMdbol6ft+uN/6zC1HRlb/shTJm6oOkjmGfXvEcaN1QtYPFa6dnInkDkxi+Y1FyUWiyT7czKoAfFCMuWL7uzgEnGoMDX5HgjUbce//mzxWORAYlaHFHKJJlZqmOOri41OLYJKXSVo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730354979; c=relaxed/simple; bh=Q9CnyF7t//8HC8h6F6lh1zeH9rMHPCikrgtfjgJg+a8=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=llbhjA0AaUWtr8EiOqOGmYf39ozrG973x8pWsGPG7pNOF1V3WKZDTvX2Uh9dga+p0+3n9Zgkk8aENLPIePYacryQ1boCN0X6LvKEdzNFnPBLRO/taMkQ0RtKhV7m1jMKNuFRYZRHflf/19O5FqT/geBFPOaKSwQ0a/8sFdg2eFo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=HCsGv2md; arc=none smtp.client-ip=209.85.215.171 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="HCsGv2md" Received: by mail-pg1-f171.google.com with SMTP id 41be03b00d2f7-7d4f85766f0so514760a12.2; Wed, 30 Oct 2024 23:09:37 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1730354977; x=1730959777; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ncgmlyGfcrqHCYKyqt0DRpGIqa2UXUmRq5v7oAb7ZpU=; b=HCsGv2mdXs5DdK2iPp6y0Klq9JkySVhO/lb/QlmMNcGWHq74AiFDnO0F3ojDnytv0M 9V3XwcJkvma3qr0OtIDMIzueE4HNjsKIBVtm2s+fEI1X5ECmQDSsrXLYVsWL5nrczJgg cZc32r35Vs51dkz4dZLndUps0iSsyzdUOOD5DxQx8ZsCi528EKNyo0gVwEzCVx3dVpKr p6SrrraeyPeyFG65LP0paMutbeQmQuCd/OjZpftc6NqDF6656tx1PqpXkFzfZWkpZvfz +lB+a1DOSyqCHvhlDfdWsHYdRPagr6/o7NdnvhCW6V0LUdemBl6ITVCOe92pNTqQNUKP zXJQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1730354977; x=1730959777; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ncgmlyGfcrqHCYKyqt0DRpGIqa2UXUmRq5v7oAb7ZpU=; b=qEKWFDsontLdASx84/3nVGiIR9pfLPXz/lY8txikH6PsmBR3cQfLUHhaGAsE07SNOB Pwo/sGKL2eLIqWU0EUiiRx1GtTxgFtRTMm9x4bUd94+6sl/lNBuYeO/ZSX8P26jgLJ0x y4Z59wLrwKv/ES/A5PG+1j6Ir+aGiq4NRvqtaBdzORYuKOteB7XB0McQwt3J6J9JQcYu 8N2XJVtS29kTSpihspQN+7kihJefSpnzTdjd22kpiNaMlA9qdtm7Yik799D0ibOtdo1u fhADla0//cFmZZ0iDxK+GQqWn0FMaAL2E4PppSUJLXywpVzUla1GLmpVANloF5N/NPzQ S8rg== X-Forwarded-Encrypted: i=1; AJvYcCVHcylOpzcnQPPRqQfKXxV4T+sIOgY4Zq8ku21POpdQihPvTV2p+EgXIs+A8tcT5KcZXGEuIFhKPqW3@vger.kernel.org, AJvYcCWpCBq3zDmXLFDiVH0bkczKcaP/tqpBj6Z95t+zzcKSzouVq18d+QArdz5gLa9z7JBxatOOGphMTnPaJe4N@vger.kernel.org X-Gm-Message-State: AOJu0YzYe0/rXkgRP9/pA3Ebnxm/hEPrBhDw8E6U4GIKidNLdxeVQcZA CO+mFp8oMctAa/IZER69bSq8ERFT/hvzDYshZQexbJ5PdrItHa+O X-Google-Smtp-Source: AGHT+IGwIIjCJ9cra3CtW/n855IKa7eXRuLq3icr68WZ/L++36slplZBz+5pTu2cxLdjevaZWAGmAg== X-Received: by 2002:a05:6a21:3990:b0:1d9:1f7a:a44f with SMTP id adf61e73a8af0-1db91d898fcmr2823576637.12.1730354976633; Wed, 30 Oct 2024 23:09:36 -0700 (PDT) Received: from localhost ([2001:da8:7001:11::cb]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-720bc1eb1a0sm557691b3a.67.2024.10.30.23.09.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 30 Oct 2024 23:09:36 -0700 (PDT) From: Inochi Amaoto To: Chen Wang , Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Walmsley , Palmer Dabbelt , Albert Ou , Peter Zijlstra , Inochi Amaoto , Guo Ren , Lad Prabhakar , Yangyu Chen , Anup Patel , Hal Feng , Geert Uytterhoeven Cc: Yixun Lan , Longbin Li , Inochi Amaoto , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org Subject: [PATCH v5 3/3] riscv: defconfig: Enable T-HEAD C900 ACLINT SSWI drivers Date: Thu, 31 Oct 2024 14:08:59 +0800 Message-ID: <20241031060859.722258-4-inochiama@gmail.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241031060859.722258-1-inochiama@gmail.com> References: <20241031060859.722258-1-inochiama@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add support for T-HEAD C900 ACLINT SSWI irqchip. Signed-off-by: Inochi Amaoto --- arch/riscv/configs/defconfig | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/riscv/configs/defconfig b/arch/riscv/configs/defconfig index 2341393cfac1..5b1d6325df85 100644 --- a/arch/riscv/configs/defconfig +++ b/arch/riscv/configs/defconfig @@ -256,6 +256,7 @@ CONFIG_RPMSG_CTRL=3Dy CONFIG_RPMSG_VIRTIO=3Dy CONFIG_PM_DEVFREQ=3Dy CONFIG_IIO=3Dy +CONFIG_THEAD_C900_ACLINT_SSWI=3Dy CONFIG_PHY_SUN4I_USB=3Dm CONFIG_PHY_STARFIVE_JH7110_DPHY_RX=3Dm CONFIG_PHY_STARFIVE_JH7110_PCIE=3Dm --=20 2.47.0