From nobody Mon Nov 25 02:29:15 2024 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 09257213EF5; Wed, 30 Oct 2024 15:40:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730302832; cv=none; b=DOwuppoxwkVW7IEukgnUD1nB/KGcRl1iHwNzAuLuLcp2ZYO3NtJecvDImvBz1zIydIacXSZghgBe9biqz4DKio6xZBd0HJF+Nu4hkxCaZSMBorN1dh93HqVc8zTl1DE80BILYcYl8yFkr46X1wOpd+tFNzPuiw4vq74EbG8XQNM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730302832; c=relaxed/simple; bh=d5RZlEZoZQWLA36Igji31xBn/i/cyogK0e7bQd2Qjxc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=TXoez6CF7W/Ou82pvkT6Awz9+nIx8WA+rFzb/6/NsPfRy3Xu8Ts7rJJLaDT62unhoc9YYcGqjhYZQbekFPfTNiZuPqcIo9EBFGJjvi1IbMKo14o6EroQbOgpR6EbKvcIgfZcStUPwzIIWAyD8jtNKwgM4dX6n55GUYOOyM/FzF0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=LE6kC9Vp; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="LE6kC9Vp" Received: by smtp.kernel.org (Postfix) with ESMTPSA id 13301C4CED0; Wed, 30 Oct 2024 15:40:28 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1730302831; bh=d5RZlEZoZQWLA36Igji31xBn/i/cyogK0e7bQd2Qjxc=; h=From:Date:Subject:References:In-Reply-To:To:Cc:From; b=LE6kC9Vp2diILokcnUpRlsrwDQfPQsstBugzooc4phd5BgpKs4mkQopLR6PPwqivF AlumbnwM4FSLSN/+MCgf9q2b0+zIZaZDgPzvwPe3FBzbmqK5iguHllzHGL947EIVUh x/TkslrdbSUB84l0sOQVTI3/tNuT5C0JHUNILf5ng88o0JyrZyvOaVJtEfqbEbw2nG nM10jDiswl4yla5Kl63z5DTpO/qJZz+LctKHyYAizsP6eUGdMf7wo88Yox3autSBBb CwB+6Tbf72XOH2qPIDMkBCFkzatlvNfGd4u+lBUUziSYSCLRlSCShBw+PnmqHKszcn 1W6YZiTQfUUrg== From: Mark Brown Date: Wed, 30 Oct 2024 15:34:46 +0000 Subject: [PATCH v2 1/9] arm64/sysreg: Update ID_AA64PFR2_EL1 to DDI0601 2024-09 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241030-arm64-2024-dpisa-v2-1-b6601a15d2a5@kernel.org> References: <20241030-arm64-2024-dpisa-v2-0-b6601a15d2a5@kernel.org> In-Reply-To: <20241030-arm64-2024-dpisa-v2-0-b6601a15d2a5@kernel.org> To: Catalin Marinas , Will Deacon , Jonathan Corbet , Marc Zyngier , Oliver Upton , Joey Gouly , Suzuki K Poulose , Shuah Khan Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, kvmarm@lists.linux.dev, linux-kselftest@vger.kernel.org, Mark Brown X-Mailer: b4 0.15-dev-9b746 X-Developer-Signature: v=1; a=openpgp-sha256; l=771; i=broonie@kernel.org; h=from:subject:message-id; bh=d5RZlEZoZQWLA36Igji31xBn/i/cyogK0e7bQd2Qjxc=; b=owEBbQGS/pANAwAKASTWi3JdVIfQAcsmYgBnIlNiwTEdbvvxdZNjtG17B+qexUFd/zK+1LTG2Pf0 uEcgQ/+JATMEAAEKAB0WIQSt5miqZ1cYtZ/in+ok1otyXVSH0AUCZyJTYgAKCRAk1otyXVSH0GmcB/ 4827Rw0eDqCZ+AaDtQjKU7piurbwTC77SJNfsazBehLVWhz5BdvY32a/+MFqwXh88hslkBGVDsWYNx zbcpgOTGqCS0049vdVFyaKiOHWN5jEKc4dDQAm1Kzw6t3aHkf69Ve1JcGUxCEt6S/mzOvrHauCujTZ mZDmWr5gqOLIlygP/RKq+ukcecLeSf7nSAFyPtk/lYQBFHvo80DlgpT91jc5qn2IGUeJJj9XbFbSxg ZTqSzwU9vyjgluDBUtC0dsqaEN2p60+ovsfgzTSp0vB2QxiFoCG7nM4HgKQYXQ0rk0siDCR502stwL r7v5J96I1dUYV9KKPHALHtNbFyLari X-Developer-Key: i=broonie@kernel.org; a=openpgp; fpr=3F2568AAC26998F9E813A1C5C3F436CA30F5D8EB DDI0601 2024-09 defines a new feature flags in ID_AA64PFR2_EL1 describing support for injecting UNDEF exceptions, update sysreg to include this. Signed-off-by: Mark Brown --- arch/arm64/tools/sysreg | 7 ++++++- 1 file changed, 6 insertions(+), 1 deletion(-) diff --git a/arch/arm64/tools/sysreg b/arch/arm64/tools/sysreg index 8d637ac4b7c6b9c266156b4a8518d8d64c555461..72d6ff1a9c7588dc4894ec6d673= 791fde108a857 100644 --- a/arch/arm64/tools/sysreg +++ b/arch/arm64/tools/sysreg @@ -1010,7 +1010,12 @@ UnsignedEnum 35:32 FPMR 0b0000 NI 0b0001 IMP EndEnum -Res0 31:12 +Res0 31:20 +UnsignedEnum 19:16 UINJ + 0b0000 NI + 0b0001 IMP +EndEnum +Res0 15:12 UnsignedEnum 11:8 MTEFAR 0b0000 NI 0b0001 IMP --=20 2.39.2 From nobody Mon Nov 25 02:29:16 2024 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 18D6D2141AF; Wed, 30 Oct 2024 15:40:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730302835; cv=none; b=UvFDmqAsqDIMMpgEx7ZoRdaRTEZe2xfL9H/QMsNpAKkTIdVn39QLAupmChO6/OwQPxAhR7W6tHbtlGdLjsNiTt83GxiEi8onN3knYEuoAtJKob/xZSIibJg2S6Lqk893+HQPsJJ+V2WiwfjN8cXQnw8h0Gs0kc0yUM4uWd6LtOY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730302835; c=relaxed/simple; bh=zpkfrQGx3HEw4mQkvZcocv9aZkCal4I29KIfJ/D2G4s=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=B61y/MDZmD0cdwIqvZqXCL4fwDWM0L7qGWmOooyOTquDs/wO7dCdempVG19mZeAFcDyyvb/YJ67SuN5Q+/xMDcJ1fXPRY43oPHRPO+zR+5fUKG2ecY5sv9KsUe2ripDt53ZescYrVCtejjhjnx03Cgku2hMhO7ooXpAuKkdb6aE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=eCA0U0dl; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="eCA0U0dl" Received: by smtp.kernel.org (Postfix) with ESMTPSA id 19226C4CECE; Wed, 30 Oct 2024 15:40:31 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1730302834; bh=zpkfrQGx3HEw4mQkvZcocv9aZkCal4I29KIfJ/D2G4s=; h=From:Date:Subject:References:In-Reply-To:To:Cc:From; b=eCA0U0dl+z+VY4f3uqsvPVruJ5VnElkVGAOb4qDC/ye4ApaNBf3QM2Tp1Zw3mhIcp W2ZiA2IjtQ9gqWNAknMzTkBqBKMVDWvS28cpGGoH8v7quxfar+NHLJRUU4HStHE24t d7HfnqW0aBjmj3E8yEklVChwNj9zYRmuxhk4aSxlrHNgnjTaEpJTr72QqS+FVF+Wzr IvCRxOmqXA2adzAd21FlVsVCeIB41QoIy3CxtoTjJD+VAVuPjijvZDSy1rsQeTdVR2 HOQPoyXELEvZU/1yc67jGQADI2AKVIkl3tSih5hT4E3k/gwysMt8HNz4CdwW+Cg4hD y0KZKBxxEKLXQ== From: Mark Brown Date: Wed, 30 Oct 2024 15:34:47 +0000 Subject: [PATCH v2 2/9] arm64/sysreg: Update ID_AA64ISAR3_EL1 to DDI0601 2024-09 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241030-arm64-2024-dpisa-v2-2-b6601a15d2a5@kernel.org> References: <20241030-arm64-2024-dpisa-v2-0-b6601a15d2a5@kernel.org> In-Reply-To: <20241030-arm64-2024-dpisa-v2-0-b6601a15d2a5@kernel.org> To: Catalin Marinas , Will Deacon , Jonathan Corbet , Marc Zyngier , Oliver Upton , Joey Gouly , Suzuki K Poulose , Shuah Khan Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, kvmarm@lists.linux.dev, linux-kselftest@vger.kernel.org, Mark Brown X-Mailer: b4 0.15-dev-9b746 X-Developer-Signature: v=1; a=openpgp-sha256; l=944; i=broonie@kernel.org; h=from:subject:message-id; bh=zpkfrQGx3HEw4mQkvZcocv9aZkCal4I29KIfJ/D2G4s=; b=owEBbQGS/pANAwAKASTWi3JdVIfQAcsmYgBnIlNjyuuW10mWnMe12YpYtpBbILw/oa1vcfWlAIgo dNMLcxiJATMEAAEKAB0WIQSt5miqZ1cYtZ/in+ok1otyXVSH0AUCZyJTYwAKCRAk1otyXVSH0IFuB/ 9CwnqlHJzdVflgz0pHLn9L0kQFT2xOe1Gt312uazTWgyewYu7iK3X9PFcJQmMHnN6O3pjqxt9wEPlh LF6c9OabYyqx7POjS2VCXvctjF2uW7wTVG+cakl/pgOQPapDK227bFrTH2TKPCHPSa371QaZmJmka7 DRRKmaN0iMrjSLcJ7tHuArMIQBsiplDn1zGjPnpHgbHq8gQyutvsMQrct1Dzt/OjD1uC3kU0LymlZr P5dE7IaMV0yED6omn7LrMOea1CfZM702AkSbbKnfCu4EzC6/oV5IrTHzuht0DrGtd/VKcCtmkUZ7Fa Q70ICvdhsRLN1MahlaDSaRrpqeG8it X-Developer-Key: i=broonie@kernel.org; a=openpgp; fpr=3F2568AAC26998F9E813A1C5C3F436CA30F5D8EB DDI0601 2024-09 defines several new feature flags in ID_AA64ISAR3_EL1, update our description in sysreg to reflect these. Signed-off-by: Mark Brown --- arch/arm64/tools/sysreg | 18 +++++++++++++++++- 1 file changed, 17 insertions(+), 1 deletion(-) diff --git a/arch/arm64/tools/sysreg b/arch/arm64/tools/sysreg index 72d6ff1a9c7588dc4894ec6d673791fde108a857..c77343ff0901bbaee98eb76615d= c7b81a563c4b0 100644 --- a/arch/arm64/tools/sysreg +++ b/arch/arm64/tools/sysreg @@ -1531,7 +1531,23 @@ EndEnum EndSysreg =20 Sysreg ID_AA64ISAR3_EL1 3 0 0 6 3 -Res0 63:16 +Res0 63:32 +UnsignedEnum 31:28 FPRCVT + 0b0000 NI + 0b0010 IMP +EndEnum +UnsignedEnum 27:24 LSUI + 0b0000 NI + 0b0010 IMP +EndEnum +UnsignedEnum 23:20 OCCMO + 0b0000 NI + 0b0010 IMP +EndEnum +UnsignedEnum 19:16 LSFE + 0b0000 NI + 0b0010 IMP +EndEnum UnsignedEnum 15:12 PACM 0b0000 NI 0b0001 TRIVIAL_IMP --=20 2.39.2 From nobody Mon Nov 25 02:29:16 2024 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DC5FA2141CA; Wed, 30 Oct 2024 15:40:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730302838; cv=none; b=ZpAzGYn3X9axTUaLVTlzvAuqwa5nRs6oPmK2/RkLnVk4BnvVKZRM9uY1KVaA4xz9jXQfAqY8ufxKU9rZ97ATuT4naXMVO8b8Fngg6bKpO+bIhpvmXgcoRXOd5DabcVeqyxPl/o8CCJK/WPwkXKnzTURaHa4elv/4ctSt5CHSVFs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730302838; c=relaxed/simple; bh=txJPBAKW/px8wqxUeO43xJFh9Jn0eyt07T5bMMNoQs0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=M06fYDvi+VQEQQu7CR65GzLGA4DYV2tx4PuC8pB5hIh78HmKrPa+T8mu7joZIaBj8vH4DlW5Hc2QZ2nljEEv7eHTfh1smqAkCo6lmnLM/0OB/8ipnoEe0vd91xaSsn3cwmWIbZ+oxYf3ZMZVnBA2xOUim2g2mQGNnchAAPuzqhc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=oNDcyWyp; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="oNDcyWyp" Received: by smtp.kernel.org (Postfix) with ESMTPSA id 1F130C4CED0; Wed, 30 Oct 2024 15:40:34 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1730302837; bh=txJPBAKW/px8wqxUeO43xJFh9Jn0eyt07T5bMMNoQs0=; h=From:Date:Subject:References:In-Reply-To:To:Cc:From; b=oNDcyWypyH3JXmdBfzY2hjjJC9FUkktQ+8ZS7KzScTsTKQoVmqG1KSftOJjyJC8S8 wFfzQHtrQXCauwV3RY1DiCipPYR6d8b3f5L/moVqymUTvLxahjzCNIFcCpisjCEXOq xc0ZE6O9gidDuKzO17cgf0HKkVethYDJUrYq9OvLma4yKYYT6PVL+AdE6jqyYUelwi wVcUXZtPH/wD6kXFVyjjDa6haqkLoA8T+Lg1HOCFV+nxbRnkPePWgFRbotZ/SU1VTA SGIf/18ZWz1kckoY/rJtMgyvn4mu4QhP93e8uEREfjgy3P0OQV6RUFczLMViade+Nq 3SyvbtkJshmrQ== From: Mark Brown Date: Wed, 30 Oct 2024 15:34:48 +0000 Subject: [PATCH v2 3/9] arm64/sysreg: Update ID_AA64FPFR0_EL1 to DDI0601 2024-09 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241030-arm64-2024-dpisa-v2-3-b6601a15d2a5@kernel.org> References: <20241030-arm64-2024-dpisa-v2-0-b6601a15d2a5@kernel.org> In-Reply-To: <20241030-arm64-2024-dpisa-v2-0-b6601a15d2a5@kernel.org> To: Catalin Marinas , Will Deacon , Jonathan Corbet , Marc Zyngier , Oliver Upton , Joey Gouly , Suzuki K Poulose , Shuah Khan Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, kvmarm@lists.linux.dev, linux-kselftest@vger.kernel.org, Mark Brown X-Mailer: b4 0.15-dev-9b746 X-Developer-Signature: v=1; a=openpgp-sha256; l=766; i=broonie@kernel.org; h=from:subject:message-id; bh=txJPBAKW/px8wqxUeO43xJFh9Jn0eyt07T5bMMNoQs0=; b=owEBbQGS/pANAwAKASTWi3JdVIfQAcsmYgBnIlNjLXhKJVoKwgkAhdsWtohTPWBWcUPKrbk5HU+X 21nUD6SJATMEAAEKAB0WIQSt5miqZ1cYtZ/in+ok1otyXVSH0AUCZyJTYwAKCRAk1otyXVSH0GKvB/ 9RsjAbX++HHrZn5lx6ACubG9OuypNkVBXCg7syA34+aKKqTtQPynS7o/hFeyCqvLTHQh9zhMEjPTAz DMArnNB2uZ7tXTWfzGi8IZ9dCkdC+0lZhYjVW6dM1F+sHYXzwEqDzbnVe0/gfXfiykF5ESQ2uV1auu /aneOPRTvU0wuDeMXZ8j2AAhTDle+G09f03RQZAVmaOmcLpE61dq3RI6+HtlSEfFavesflwbgv+Cs2 51YQlhGvHpUSOzNAexHIrhjXmk8uz/fKIxE0E23Lu859GFVSPptFo7n6xJQk2D7yX8aDR7UrXkJHYr hhOQPGk4huEt3sepT23aGtIJSyVI8c X-Developer-Key: i=broonie@kernel.org; a=openpgp; fpr=3F2568AAC26998F9E813A1C5C3F436CA30F5D8EB DDI0601 2024-09 defines two new feature flags in ID_AA64FPFR0_EL1 describing new FP8 operations, describe them in sysreg. Signed-off-by: Mark Brown --- arch/arm64/tools/sysreg | 10 +++++++++- 1 file changed, 9 insertions(+), 1 deletion(-) diff --git a/arch/arm64/tools/sysreg b/arch/arm64/tools/sysreg index c77343ff0901bbaee98eb76615dc7b81a563c4b0..26f1350c9d2e3baf39ac3bdcc96= fc1e6deb5a5c6 100644 --- a/arch/arm64/tools/sysreg +++ b/arch/arm64/tools/sysreg @@ -1180,7 +1180,15 @@ UnsignedEnum 28 F8DP2 0b0 NI 0b1 IMP EndEnum -Res0 27:2 +UnsignedEnum 27 F8MM8 + 0b0 NI + 0b1 IMP +EndEnum +UnsignedEnum 26 F8MM4 + 0b0 NI + 0b1 IMP +EndEnum +Res0 25:2 UnsignedEnum 1 F8E4M3 0b0 NI 0b1 IMP --=20 2.39.2 From nobody Mon Nov 25 02:29:16 2024 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 277E8214427; Wed, 30 Oct 2024 15:40:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730302841; cv=none; b=EVGwmhnOplY58kD9sKkBRYCla7NwBI7ktYNYVjqYGA7aMBkHTosp6iUFxXmKpbt8wfhdy9ruaugT0KTM9+MX08mUrrFjryCBwFZUhopxP8JuWj7WCQK75/JLxE99f6DKw38yq6MP2vS/nBz4SKaML5X5MqJfrxE3XKpURDUltQ4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730302841; c=relaxed/simple; bh=FN01wAAM5D8ZMfrYQkBkqRMg6r+p3qmFRREh7tSlgYo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=fXY4FuOX3K/neC55SG09EZioj60+67h1zF722HlPve7SfdsDSzeBwrDQL6jXBCJ4AI8fBCy1yj78pxr9uaoVsFl2ibhm/dD8jzp5IxtUrFbBm6n0SfVVDGM4nI/15sVBCXWjNpbIUuKr39fi7gPXolnyvBlVQvssLbLIO8Qv8Vk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=dmaP/4CB; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="dmaP/4CB" Received: by smtp.kernel.org (Postfix) with ESMTPSA id 28559C4CECE; Wed, 30 Oct 2024 15:40:37 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1730302840; bh=FN01wAAM5D8ZMfrYQkBkqRMg6r+p3qmFRREh7tSlgYo=; h=From:Date:Subject:References:In-Reply-To:To:Cc:From; b=dmaP/4CBao90I3Fpz3A6RkeO3fqUrBc0oqdXmCYtUTHBPGt2x8hh2co1r/v0XiwIT rVBpFI1RevLqZXLsQEgY6fTb0F1agHMt8knWCz9qaPOU7oVIPj9cDU1LOMvw1sc+e4 UCXaIRmq42a8RNk9HAs7EG54w3cFAv8HsgjWjSqutuFLa3wKmsFEKq1Z9thVHwkDUy VBKkW1J4cJSs8t51Jlx8EHLgVM1mj0y1UPRb2epv2wJo9nXdgJPJTtxCVUueQhsNTD GSV+KPRvJv2vVPXNeMNC21BtmxA1KzG/+lyNhQfWy+45zyPDF5EDE4iTd3sJZvYweL kQyJEIUGjz7/g== From: Mark Brown Date: Wed, 30 Oct 2024 15:34:49 +0000 Subject: [PATCH v2 4/9] arm64/sysreg: Update ID_AA64ZFR0_EL1 to DDI0601 2024-09 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241030-arm64-2024-dpisa-v2-4-b6601a15d2a5@kernel.org> References: <20241030-arm64-2024-dpisa-v2-0-b6601a15d2a5@kernel.org> In-Reply-To: <20241030-arm64-2024-dpisa-v2-0-b6601a15d2a5@kernel.org> To: Catalin Marinas , Will Deacon , Jonathan Corbet , Marc Zyngier , Oliver Upton , Joey Gouly , Suzuki K Poulose , Shuah Khan Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, kvmarm@lists.linux.dev, linux-kselftest@vger.kernel.org, Mark Brown X-Mailer: b4 0.15-dev-9b746 X-Developer-Signature: v=1; a=openpgp-sha256; l=1302; i=broonie@kernel.org; h=from:subject:message-id; bh=FN01wAAM5D8ZMfrYQkBkqRMg6r+p3qmFRREh7tSlgYo=; b=owEBbQGS/pANAwAKASTWi3JdVIfQAcsmYgBnIlNkn1v+3TMugRaozhq/4idLPqH9dYXDmZSSjXgF mvI8qvGJATMEAAEKAB0WIQSt5miqZ1cYtZ/in+ok1otyXVSH0AUCZyJTZAAKCRAk1otyXVSH0HUYB/ 97EFuVEk+UlGSqdYuXJbRyWltmlzHR9eqszm9kMl95KEEbUNMB3WO0Tktucy03Ciw4VrvbWon6ttDa OS1t4TgB7uvEu3FCtBwBcg6ywrIKyj11U8S+ybag36mTSf24aobg9cf4xhE5O9snXvFaM6/h+tWMrb 0bYARjvx/n7F20LSfLOppiglAfHrQ6GAf+jPYKUyvgvAse1XKSqLNSlj4GJSYxxp16LHZZDDQDtdi8 9HnoqZvlg+Z48oMaNEPVyFFlcUryQbbB8HG/GV8NXD9qSBA3eqOdB3PMIF9TGFwVyDc3tRVAuxbw2w aYfCCt0yyy8EzvUpJRYSp2S7JZ5UyT X-Developer-Key: i=broonie@kernel.org; a=openpgp; fpr=3F2568AAC26998F9E813A1C5C3F436CA30F5D8EB DDI0601 2024-09 introduces SVE 2.2 as well as a few new optional features, update sysreg to reflect the changes in ID_AA64ZFR0_EL1 enumerating them. Signed-off-by: Mark Brown --- arch/arm64/tools/sysreg | 14 ++++++++++++-- 1 file changed, 12 insertions(+), 2 deletions(-) diff --git a/arch/arm64/tools/sysreg b/arch/arm64/tools/sysreg index 26f1350c9d2e3baf39ac3bdcc96fc1e6deb5a5c6..d487c78520b97c8f96c70181e39= eccb91d6fe1af 100644 --- a/arch/arm64/tools/sysreg +++ b/arch/arm64/tools/sysreg @@ -1040,7 +1040,10 @@ UnsignedEnum 55:52 F32MM 0b0000 NI 0b0001 IMP EndEnum -Res0 51:48 +UnsignedEnum 51:48 F16MM + 0b0000 NI + 0b0001 IMP +EndEnum UnsignedEnum 47:44 I8MM 0b0000 NI 0b0001 IMP @@ -1058,6 +1061,7 @@ Res0 31:28 UnsignedEnum 27:24 B16B16 0b0000 NI 0b0001 IMP + 0b0010 BFSCALE EndEnum UnsignedEnum 23:20 BF16 0b0000 NI @@ -1068,16 +1072,22 @@ UnsignedEnum 19:16 BitPerm 0b0000 NI 0b0001 IMP EndEnum -Res0 15:8 +UnsignedEnum 15:12 EltPerm + 0b0000 NI + 0b0001 IMP +EndEnum +Res0 11:8 UnsignedEnum 7:4 AES 0b0000 NI 0b0001 IMP 0b0010 PMULL128 + 0b0011 AES2 EndEnum UnsignedEnum 3:0 SVEver 0b0000 IMP 0b0001 SVE2 0b0010 SVE2p1 + 0b0011 SVE2p2 EndEnum EndSysreg =20 --=20 2.39.2 From nobody Mon Nov 25 02:29:16 2024 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 401942144C3; Wed, 30 Oct 2024 15:40:43 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730302844; cv=none; b=nAcWyqrhXiWKnAJKeZGeYnczDTd5kELqGEjUHFvvstVIRay1gMOCxleOgh8dV8rDKTPbnPox8MRFW3vDn1m65iXx1HSut4Cq+Bv8nXTd93mY56ehshhCsfgsdPh5vqaIF3e1UAWr3h19flEuxtCzZrCovGY6/2ECMYFNBlVHBzg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730302844; c=relaxed/simple; bh=7uuIvssgPmNN0rgvBR2HltfMJC/cwbms6ZSXTgQ7BIU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=OunpEn5ao9f+jso3LYQZzSVMxTJfM7DjkcX2wDRxRhurcHlHsuU6Amlk7FQde8aR4ylqaUDc3ZimXrH1UT3QHv+Ybv+OVkuG/3uO4+77N/O3TwSBxd3vwKuPCa2rQd2+SjVQbCyS7R4uJDMcnqNl1caUJWSP5LjrgHOp9NKAB24= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=G0GEjD5T; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="G0GEjD5T" Received: by smtp.kernel.org (Postfix) with ESMTPSA id 30A47C4CECF; Wed, 30 Oct 2024 15:40:41 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1730302843; bh=7uuIvssgPmNN0rgvBR2HltfMJC/cwbms6ZSXTgQ7BIU=; h=From:Date:Subject:References:In-Reply-To:To:Cc:From; b=G0GEjD5TISJvy742IzGbutfQ4u50fqrtE6HT/1KDZoAqdIwCacF4B+ELV3Phzw075 u3xr6eUQMVY1HXbbaMC+KLf1rY/5Xyc4ScbBfRlQXnhu+i3LqUHmgF+UjY5N1BQPYA /uMTmjkpApWqugyNtwMWgsos/pYhliZ7gyQtzCoi0LIGBlqZCbkN0A0bSxXJCF33ne nnYr5Osh52eXcFHZjfHpT9IggF3OYa4eLhYoRwTYS0ISjOPffwiiU7S8VzjXKb9iNh b9JmIr0J3QRrabmxh/Dd8RlaThUcr/+xQzM+iHJ5C5eVCVvF+DinjZ03bEWSwYooU6 fG4uqgNRKdJWQ== From: Mark Brown Date: Wed, 30 Oct 2024 15:34:50 +0000 Subject: [PATCH v2 5/9] arm64/sysreg: Update ID_AA64SMFR0_EL1 to DDI0601 2024-09 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241030-arm64-2024-dpisa-v2-5-b6601a15d2a5@kernel.org> References: <20241030-arm64-2024-dpisa-v2-0-b6601a15d2a5@kernel.org> In-Reply-To: <20241030-arm64-2024-dpisa-v2-0-b6601a15d2a5@kernel.org> To: Catalin Marinas , Will Deacon , Jonathan Corbet , Marc Zyngier , Oliver Upton , Joey Gouly , Suzuki K Poulose , Shuah Khan Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, kvmarm@lists.linux.dev, linux-kselftest@vger.kernel.org, Mark Brown X-Mailer: b4 0.15-dev-9b746 X-Developer-Signature: v=1; a=openpgp-sha256; l=1279; i=broonie@kernel.org; h=from:subject:message-id; bh=7uuIvssgPmNN0rgvBR2HltfMJC/cwbms6ZSXTgQ7BIU=; b=owEBbQGS/pANAwAKASTWi3JdVIfQAcsmYgBnIlNlmqFXYjzlAlCleWYLZpTb+8rwcSXpB6aLPkxg 2uJuMA6JATMEAAEKAB0WIQSt5miqZ1cYtZ/in+ok1otyXVSH0AUCZyJTZQAKCRAk1otyXVSH0OLeB/ 9tGOp6h37kYClv9jN/aC/4qihyegiYjXXkNcXYiywjXz5HddE36KCbkBr/u9bE0kAQnVEIifc+VgFI D+21doIjudj2FKa2h7k8r6AA1hH6wIHCQeZUbNXFeKXuaoXetVWFfb1NW5U64LAQ2bTY0blaltd6Ns yvNTNUSGvIy7hswblRPIHrH0R8qxHH0yCermzxKP6x4RqtwyPFI6Yg/7q4bNnuW6y1mgqpHrKJH1zt BirZGBvnkL1lwWL9NAwQnNI8r9tx1oosh8eUGJM0zLq9hR40HSmcW+uWRIXLEm0K/ac1mBLNu/EvkW QShh2xor+bI2vOKYZn1o/4TGgo0j+h X-Developer-Key: i=broonie@kernel.org; a=openpgp; fpr=3F2568AAC26998F9E813A1C5C3F436CA30F5D8EB DDI0601 2024-09 introduces SME 2.2 as well as a few new optional features, update sysreg to reflect the changes in ID_AA64SMFR0_EL1 enumerating them. Signed-off-by: Mark Brown --- arch/arm64/tools/sysreg | 32 +++++++++++++++++++++++++++++++- 1 file changed, 31 insertions(+), 1 deletion(-) diff --git a/arch/arm64/tools/sysreg b/arch/arm64/tools/sysreg index d487c78520b97c8f96c70181e39eccb91d6fe1af..808bbd6d3a40a4cd652ac25d686= f11ccafc5acf3 100644 --- a/arch/arm64/tools/sysreg +++ b/arch/arm64/tools/sysreg @@ -1105,6 +1105,7 @@ UnsignedEnum 59:56 SMEver 0b0000 SME 0b0001 SME2 0b0010 SME2p1 + 0b0011 SME2p2 0b0000 IMP EndEnum UnsignedEnum 55:52 I16I64 @@ -1169,7 +1170,36 @@ UnsignedEnum 28 SF8DP2 0b0 NI 0b1 IMP EndEnum -Res0 27:0 +UnsignedEnum 27 SF8MM8 + 0b0 NI + 0b1 IMP +EndEnum +UnsignedEnum 26 SF8MM4 + 0b0 NI + 0b1 IMP +EndEnum +UnsignedEnum 25 SBitPerm + 0b0 NI + 0b1 IMP +EndEnum +UnsignedEnum 24 AES + 0b0 NI + 0b1 IMP +EndEnum +UnsignedEnum 23 SFEXPA + 0b0 NI + 0b1 IMP +EndEnum +Res0 22:17 +UnsignedEnum 16 STMOP + 0b0 NI + 0b1 IMP +EndEnum +Res0 15:1 +UnsignedEnum 0 SMOP4 + 0b0 NI + 0b1 IMP +EndEnum EndSysreg =20 Sysreg ID_AA64FPFR0_EL1 3 0 0 4 7 --=20 2.39.2 From nobody Mon Nov 25 02:29:16 2024 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3DE1A213EFC; Wed, 30 Oct 2024 15:40:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730302847; cv=none; b=i8Jemn5oBo6SszECLQNbLo/ZKmnrF0J32wtq7Dj1JqUDXcKLBNsEws5+RkxkeW5SgK4OmeHbmbT9W6KDPff1WUGoxT6Dfpe28JSTfHFboD2qJXOns+rSgpHnaIjMNtiJ/aA94xo0hEX2//BwMQAB+x06aV6OqoAxWvfiManlKAs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730302847; c=relaxed/simple; bh=mdF9l8XoMfCClmS8E8sWltwQ5YchWlsCeLs+M166hTU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=eg1zMNBgbvm9X91duyfvQ55pOYqt5rBS/6AEPnE7Gks30swj1FUs0QucLsRMp6r4mXAaZmykOSZEsjPQbCLVEGfIEEtsudNRbbwEfuFhxIDIGA8bIytkyCbWgR/2o3DVZd4RE4GuGKsLWm7regXIn2G23l5zf8BpRSDs12ZMEDc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=aaDj3mZl; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="aaDj3mZl" Received: by smtp.kernel.org (Postfix) with ESMTPSA id 3BB00C4CECE; Wed, 30 Oct 2024 15:40:44 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1730302846; bh=mdF9l8XoMfCClmS8E8sWltwQ5YchWlsCeLs+M166hTU=; h=From:Date:Subject:References:In-Reply-To:To:Cc:From; b=aaDj3mZlLVYfcvDJO+E+R4/Be3S4iaQk63rmX8wiWw1/dFJCH93/3sD2/zgHYh7wh dwuDFV/dpKKLmFTnX5b3Sfj2LdccqXbneGvHaks+1MsIfL2fjDaPhrh5emC06xIUXE XQ/OvqjEarbcvs+1Jj3F1xPdKN8a/eylIVFnbaRoacQKMhOdMUOBaPMMhGz+L0p5m/ CfiP0k0/lLXlzEuZW2J3USJ1Dh12//4g1AOBl0cnzJz+MkAhCpQb0YAnZgw0TzsfoE xKe0+9xIvJkXr4PFfsjy6T+bh5D8d/daRYXIzAzLjql2RJlLeU3vJohuliuJR2IHcA ctgmkAVxvDDsA== From: Mark Brown Date: Wed, 30 Oct 2024 15:34:51 +0000 Subject: [PATCH v2 6/9] arm64/sysreg: Update ID_AA64ISAR2_EL1 to DDI0601 2024-09 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241030-arm64-2024-dpisa-v2-6-b6601a15d2a5@kernel.org> References: <20241030-arm64-2024-dpisa-v2-0-b6601a15d2a5@kernel.org> In-Reply-To: <20241030-arm64-2024-dpisa-v2-0-b6601a15d2a5@kernel.org> To: Catalin Marinas , Will Deacon , Jonathan Corbet , Marc Zyngier , Oliver Upton , Joey Gouly , Suzuki K Poulose , Shuah Khan Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, kvmarm@lists.linux.dev, linux-kselftest@vger.kernel.org, Mark Brown X-Mailer: b4 0.15-dev-9b746 X-Developer-Signature: v=1; a=openpgp-sha256; l=827; i=broonie@kernel.org; h=from:subject:message-id; bh=mdF9l8XoMfCClmS8E8sWltwQ5YchWlsCeLs+M166hTU=; b=owEBbQGS/pANAwAKASTWi3JdVIfQAcsmYgBnIlNm0j6x8UgWp6faY1nzLF9krmdT6RQwTnafTD8Q JURn3niJATMEAAEKAB0WIQSt5miqZ1cYtZ/in+ok1otyXVSH0AUCZyJTZgAKCRAk1otyXVSH0KcDB/ 9IC0APArk3dIya0nkA8PjNNFCzVemr2UjVkMWj+lK/cIgBOKN7/fcjUsgUp0ry7UVsQeQt632YJDjD gnswsPZnQeS3NLkM1qn5mU9W1CI52P+2GRTA55t3XqI1Ii1J7KV2XmzcNX/bJh1txtURXT88Fl/fe6 OnfiT7Ua/kGiRyaidu4LFpjX7U6ggiJ4WXjj+a+RgUJLX+gsYGoRIWOW/F80q7h9jF5fvOc358k/78 +YoaurRAdCQ/OakmR8bolL5jHxiHwcvZoG1JjtHcX12+yvBzkQQR8+kWkF1jRsvHIbU4HV5kozk2Ti 57Bok0kArHiPu8Vfd3OLwDwIRQK2MN X-Developer-Key: i=broonie@kernel.org; a=openpgp; fpr=3F2568AAC26998F9E813A1C5C3F436CA30F5D8EB DDI0601 2024-09 introduces new features which are enumerated via ID_AA64ISAR2_EL1, update the sysreg file to reflect these updates. Signed-off-by: Mark Brown --- arch/arm64/tools/sysreg | 6 +++++- 1 file changed, 5 insertions(+), 1 deletion(-) diff --git a/arch/arm64/tools/sysreg b/arch/arm64/tools/sysreg index 808bbd6d3a40a4cd652ac25d686f11ccafc5acf3..c8cc092fc0f63f91c7e87d67926= 6a1f8a38176b0 100644 --- a/arch/arm64/tools/sysreg +++ b/arch/arm64/tools/sysreg @@ -1521,12 +1521,16 @@ EndEnum UnsignedEnum 55:52 CSSC 0b0000 NI 0b0001 IMP + 0b0010 CMPBR EndEnum UnsignedEnum 51:48 RPRFM 0b0000 NI 0b0001 IMP EndEnum -Res0 47:44 +UnsignedEnum 47:44 PCDPHINT + 0b0000 NI + 0b0001 IMP +EndEnum UnsignedEnum 43:40 PRFMSLC 0b0000 NI 0b0001 IMP --=20 2.39.2 From nobody Mon Nov 25 02:29:16 2024 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8E910213EFC; Wed, 30 Oct 2024 15:40:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730302850; cv=none; b=nE1FnwGb4TkAzw5z6xI463UhFfyUAD1JjH6jwYgroA4TENTesRFGkDg0G9vo8LrxcgzrUjITn2OZO2gbhP2IFvkIyKr4QgXq5xQJfTjg4/IMjPzLbgxy8n+pgDXUS7xMBTAd5PyebDTzkYQGzJNrpJ6Rttzh+zMpgzwgEGSdYKo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730302850; c=relaxed/simple; bh=G7tcq3Seo5cpWXELSNXBCez29eWf6wZuSlfxRLSzlko=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Tm6q6EPiB9HV8jscLTTjhv/5o3pswIP7yOETjFSxpweQmm5YKNf6hFaWqO9UxKGqJmtfmC+S6S3z/6UdpTn0Deacwz0ae8jdECXW3lKeAkx5j9/Ti4yHik/ywGag5gD3YaHYM6zud9aifNx/F161me847rKrOEhGa4koW044rzE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=dd/wOoek; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="dd/wOoek" Received: by smtp.kernel.org (Postfix) with ESMTPSA id 41448C4CED1; Wed, 30 Oct 2024 15:40:47 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1730302850; bh=G7tcq3Seo5cpWXELSNXBCez29eWf6wZuSlfxRLSzlko=; h=From:Date:Subject:References:In-Reply-To:To:Cc:From; b=dd/wOoekEWmZ0G0WiHPs+kO5qZ2JEAc7cntD3EuDe6h6WBXbyzQIxBrE73pWMATN3 1mSNsh02G9sKSNtpMjKaE1G7BLZCUBynCuSMWHCqinpL96FyaFiKe1Ym46FOSRjALJ Bw37SYyPtP66KUSXqoUCyfZWqIVN95ypU4K4n4OR1uGuoaVlzZ7U/9RTy2foChqiRr GqGsHcnkAZxuecmQEISS+BVKwRbEp6ttkz0JuvaaMEgYosGXHrhLky5rYKHfD9ttTF RC4V06bvGLH0hdZ9LX87Fw4/JPP8MKdJI3mlG7eyUI33kREVaEtlLpHTr6z5HnztCv oF0tMsvyWlsaQ== From: Mark Brown Date: Wed, 30 Oct 2024 15:34:52 +0000 Subject: [PATCH v2 7/9] arm64/hwcap: Describe 2024 dpISA extensions to userspace Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241030-arm64-2024-dpisa-v2-7-b6601a15d2a5@kernel.org> References: <20241030-arm64-2024-dpisa-v2-0-b6601a15d2a5@kernel.org> In-Reply-To: <20241030-arm64-2024-dpisa-v2-0-b6601a15d2a5@kernel.org> To: Catalin Marinas , Will Deacon , Jonathan Corbet , Marc Zyngier , Oliver Upton , Joey Gouly , Suzuki K Poulose , Shuah Khan Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, kvmarm@lists.linux.dev, linux-kselftest@vger.kernel.org, Mark Brown X-Mailer: b4 0.15-dev-9b746 X-Developer-Signature: v=1; a=openpgp-sha256; l=14318; i=broonie@kernel.org; h=from:subject:message-id; bh=G7tcq3Seo5cpWXELSNXBCez29eWf6wZuSlfxRLSzlko=; b=owEBbQGS/pANAwAKASTWi3JdVIfQAcsmYgBnIlNnziEombpLxNSL275AvAnaooEmCcNO/l7efQuE Sa1+kT2JATMEAAEKAB0WIQSt5miqZ1cYtZ/in+ok1otyXVSH0AUCZyJTZwAKCRAk1otyXVSH0DzGB/ 9Idh1JVgiYSAZoLARCmw8kr+tPVAT8yc9dbChX4XOvpwdZj7YlchvUtDIyhqIoQRF032XtZr4lWXFR HLy4ieWR/npxC3BoDPThDcmVtSiFb/hnyz19tGVlsoBKUAOwNp3ksYlbKj5mJkDGWhO5IVV09KBu3M igfwg2uYNcwN3wgZGtk0jaGCelEYOEa1JJpqqTzrgQpnG6FmlH+GnHmE5GC4EVfTRa8/Ae5I6cFJFC 1vgqOQXSJadfp8/VLzt99/SEWDvx8SZX1XObAdAheapJ17TZTj7TYN8goyzvMaUn7mRou1Fzgxis+N S0pTcQBMQvA3Z8TJO0lqUdyqsYHADg X-Developer-Key: i=broonie@kernel.org; a=openpgp; fpr=3F2568AAC26998F9E813A1C5C3F436CA30F5D8EB The 2024 dpISA introduces a number of architecture features all of which only add new instructions so only require the addition of hwcaps and ID register visibility. Signed-off-by: Mark Brown --- Documentation/arch/arm64/elf_hwcaps.rst | 51 +++++++++++++++++++++++++++++= ++++ arch/arm64/include/asm/hwcap.h | 17 +++++++++++ arch/arm64/include/uapi/asm/hwcap.h | 17 +++++++++++ arch/arm64/kernel/cpufeature.c | 35 ++++++++++++++++++++++ arch/arm64/kernel/cpuinfo.c | 17 +++++++++++ 5 files changed, 137 insertions(+) diff --git a/Documentation/arch/arm64/elf_hwcaps.rst b/Documentation/arch/a= rm64/elf_hwcaps.rst index 694f67fa07d196816b1292e896ebe6a1b599c125..a364bb04cc797e2597d31798540= ccd3a2e6ddd71 100644 --- a/Documentation/arch/arm64/elf_hwcaps.rst +++ b/Documentation/arch/arm64/elf_hwcaps.rst @@ -170,6 +170,57 @@ HWCAP_PACG ID_AA64ISAR1_EL1.GPI =3D=3D 0b0001, as described by Documentation/arch/arm64/pointer-authentication.rst. =20 +HWCAP_CMPBR + Functionality implied by ID_AA64ISAR2_EL1.CSSC =3D=3D 0b0010. + +HWCAP_FPRCVT + Functionality implied by ID_AA64ISAR3_EL1.FPRCVT =3D=3D 0b0001. + +HWCAP_F8MM8 + Functionality implied by ID_AA64FPFR0_EL1.F8MM8 =3D=3D 0b0001. + +HWCAP_F8MM4 + Functionality implied by ID_AA64FPFR0_EL1.F8MM4 =3D=3D 0b0001. + +HWCAP_SVE_F16MM + Functionality implied by ID_AA64ZFR0_EL1.F16MM =3D=3D 0b0001. + +HWCAP_SVE_ELTPERM + Functionality implied by ID_AA64ZFR0_EL1.ELTPERM =3D=3D 0b0001. + +HWCAP_SVE_AES2 + Functionality implied by ID_AA64ZFR0_EL1.AES =3D=3D 0b0011. + +HWCAP_SVE_BFSCALE + Functionality implied by ID_AA64ZFR0_EL1.B16B16 =3D=3D 0b0010. + +HWCAP_SVE2P2 + Functionality implied by ID_AA64ZFR0_EL1.SVEver =3D=3D 0b0011. + +HWCAP_SME2P2 + Functionality implied by ID_AA64SMFR0_EL1.SMEver =3D=3D 0b0011. + +HWCAP_SME_SF8MM8 + Functionality implied by ID_AA64SMFR0_EL1.SF8MM8 =3D=3D 0b1. + +HWCAP_SME_SF8MM4 + Functionality implied by ID_AA64SMFR0_EL1.SF8MM4 =3D=3D 0b1. + +HWCAP_SME_SBITPERM + Functionality implied by ID_AA64SMFR0_EL1.SBitPerm =3D=3D 0b1. + +HWCAP_SME_AES + Functionality implied by ID_AA64SMFR0_EL1.AES =3D=3D 0b1. + +HWCAP_SME_SFEXPA + Functionality implied by ID_AA64SMFR0_EL1.SFEXPA =3D=3D 0b1. + +HWCAP_SME_STMOP + Functionality implied by ID_AA64SMFR0_EL1.STMOP =3D=3D 0b1. + +HWCAP_SME_SMOP4 + Functionality implied by ID_AA64SMFR0_EL1.SMOP4 =3D=3D 0b1. + HWCAP2_DCPODP Functionality implied by ID_AA64ISAR1_EL1.DPB =3D=3D 0b0010. =20 diff --git a/arch/arm64/include/asm/hwcap.h b/arch/arm64/include/asm/hwcap.h index a775adddecf25633e87d58fb9ac9e6293beac1b3..aad44880c31d4ddb1691a22946e= d492456ab6cd6 100644 --- a/arch/arm64/include/asm/hwcap.h +++ b/arch/arm64/include/asm/hwcap.h @@ -92,6 +92,23 @@ #define KERNEL_HWCAP_SB __khwcap_feature(SB) #define KERNEL_HWCAP_PACA __khwcap_feature(PACA) #define KERNEL_HWCAP_PACG __khwcap_feature(PACG) +#define KERNEL_HWCAP_CMPBR __khwcap_feature(CMPBR) +#define KERNEL_HWCAP_FPRCVT __khwcap_feature(FPRCVT) +#define KERNEL_HWCAP_F8MM8 __khwcap_feature(F8MM8) +#define KERNEL_HWCAP_F8MM4 __khwcap_feature(F8MM4) +#define KERNEL_HWCAP_SVE_F16MM __khwcap_feature(SVE_F16MM) +#define KERNEL_HWCAP_SVE_ELTPERM __khwcap_feature(SVE_ELTPERM) +#define KERNEL_HWCAP_SVE_AES2 __khwcap_feature(SVE_AES2) +#define KERNEL_HWCAP_SVE_BFSCALE __khwcap_feature(SVE_BFSCALE) +#define KERNEL_HWCAP_SVE2P2 __khwcap_feature(SVE2P2) +#define KERNEL_HWCAP_SME2P2 __khwcap_feature(SME2P2) +#define KERNEL_HWCAP_SME_SF8MM8 __khwcap_feature(SME_SF8MM8) +#define KERNEL_HWCAP_SME_SF8MM4 __khwcap_feature(SME_SF8MM4) +#define KERNEL_HWCAP_SME_SBITPERM __khwcap_feature(SME_SBITPERM) +#define KERNEL_HWCAP_SME_AES __khwcap_feature(SME_AES) +#define KERNEL_HWCAP_SME_SFEXPA __khwcap_feature(SME_SFEXPA) +#define KERNEL_HWCAP_SME_STMOP __khwcap_feature(SME_STMOP) +#define KERNEL_HWCAP_SME_SMOP4 __khwcap_feature(SME_SMOP4) =20 #define __khwcap2_feature(x) (const_ilog2(HWCAP2_ ## x) + 64) #define KERNEL_HWCAP_DCPODP __khwcap2_feature(DCPODP) diff --git a/arch/arm64/include/uapi/asm/hwcap.h b/arch/arm64/include/uapi/= asm/hwcap.h index 055381b2c61595361c2d57d38be936c2dfeaa195..6720c7b6cfa4df818b088b858b1= bffe084dd85f3 100644 --- a/arch/arm64/include/uapi/asm/hwcap.h +++ b/arch/arm64/include/uapi/asm/hwcap.h @@ -55,6 +55,23 @@ #define HWCAP_SB (1 << 29) #define HWCAP_PACA (1 << 30) #define HWCAP_PACG (1UL << 31) +#define HWCAP_CMPBR (1UL << 33) +#define HWCAP_FPRCVT (1UL << 34) +#define HWCAP_F8MM8 (1UL << 35) +#define HWCAP_F8MM4 (1UL << 36) +#define HWCAP_SVE_F16MM (1UL << 37) +#define HWCAP_SVE_ELTPERM (1UL << 38) +#define HWCAP_SVE_AES2 (1UL << 39) +#define HWCAP_SVE_BFSCALE (1UL << 40) +#define HWCAP_SVE2P2 (1UL << 41) +#define HWCAP_SME2P2 (1UL << 42) +#define HWCAP_SME_SF8MM8 (1UL << 43) +#define HWCAP_SME_SF8MM4 (1UL << 44) +#define HWCAP_SME_SBITPERM (1UL << 45) +#define HWCAP_SME_AES (1UL << 46) +#define HWCAP_SME_SFEXPA (1UL << 47) +#define HWCAP_SME_STMOP (1UL << 48) +#define HWCAP_SME_SMOP4 (1UL << 49) =20 /* * HWCAP2 flags - for AT_HWCAP2 diff --git a/arch/arm64/kernel/cpufeature.c b/arch/arm64/kernel/cpufeature.c index 718728a85430fad5151b73fa213a510efac3f834..fc4acd62e853dfc9793dcf0afac= 52d7dfed78519 100644 --- a/arch/arm64/kernel/cpufeature.c +++ b/arch/arm64/kernel/cpufeature.c @@ -266,6 +266,7 @@ static const struct arm64_ftr_bits ftr_id_aa64isar2[] = =3D { }; =20 static const struct arm64_ftr_bits ftr_id_aa64isar3[] =3D { + ARM64_FTR_BITS(FTR_VISIBLE, FTR_NONSTRICT, FTR_LOWER_SAFE, ID_AA64ISAR3_E= L1_FPRCVT_SHIFT, 4, 0), ARM64_FTR_BITS(FTR_VISIBLE, FTR_NONSTRICT, FTR_LOWER_SAFE, ID_AA64ISAR3_E= L1_FAMINMAX_SHIFT, 4, 0), ARM64_FTR_END, }; @@ -313,6 +314,8 @@ static const struct arm64_ftr_bits ftr_id_aa64zfr0[] = =3D { FTR_STRICT, FTR_LOWER_SAFE, ID_AA64ZFR0_EL1_F64MM_SHIFT, 4, 0), ARM64_FTR_BITS(FTR_VISIBLE_IF_IS_ENABLED(CONFIG_ARM64_SVE), FTR_STRICT, FTR_LOWER_SAFE, ID_AA64ZFR0_EL1_F32MM_SHIFT, 4, 0), + ARM64_FTR_BITS(FTR_VISIBLE_IF_IS_ENABLED(CONFIG_ARM64_SVE), + FTR_STRICT, FTR_LOWER_SAFE, ID_AA64ZFR0_EL1_F16MM_SHIFT, 4, 0), ARM64_FTR_BITS(FTR_VISIBLE_IF_IS_ENABLED(CONFIG_ARM64_SVE), FTR_STRICT, FTR_LOWER_SAFE, ID_AA64ZFR0_EL1_I8MM_SHIFT, 4, 0), ARM64_FTR_BITS(FTR_VISIBLE_IF_IS_ENABLED(CONFIG_ARM64_SVE), @@ -325,6 +328,8 @@ static const struct arm64_ftr_bits ftr_id_aa64zfr0[] = =3D { FTR_STRICT, FTR_LOWER_SAFE, ID_AA64ZFR0_EL1_BF16_SHIFT, 4, 0), ARM64_FTR_BITS(FTR_VISIBLE_IF_IS_ENABLED(CONFIG_ARM64_SVE), FTR_STRICT, FTR_LOWER_SAFE, ID_AA64ZFR0_EL1_BitPerm_SHIFT, 4, 0), + ARM64_FTR_BITS(FTR_VISIBLE_IF_IS_ENABLED(CONFIG_ARM64_SVE), + FTR_STRICT, FTR_LOWER_SAFE, ID_AA64ZFR0_EL1_EltPerm_SHIFT, 4, 0), ARM64_FTR_BITS(FTR_VISIBLE_IF_IS_ENABLED(CONFIG_ARM64_SVE), FTR_STRICT, FTR_LOWER_SAFE, ID_AA64ZFR0_EL1_AES_SHIFT, 4, 0), ARM64_FTR_BITS(FTR_VISIBLE_IF_IS_ENABLED(CONFIG_ARM64_SVE), @@ -369,6 +374,20 @@ static const struct arm64_ftr_bits ftr_id_aa64smfr0[] = =3D { FTR_STRICT, FTR_EXACT, ID_AA64SMFR0_EL1_SF8DP4_SHIFT, 1, 0), ARM64_FTR_BITS(FTR_VISIBLE_IF_IS_ENABLED(CONFIG_ARM64_SME), FTR_STRICT, FTR_EXACT, ID_AA64SMFR0_EL1_SF8DP2_SHIFT, 1, 0), + ARM64_FTR_BITS(FTR_VISIBLE_IF_IS_ENABLED(CONFIG_ARM64_SME), + FTR_STRICT, FTR_EXACT, ID_AA64SMFR0_EL1_SF8MM8_SHIFT, 1, 0), + ARM64_FTR_BITS(FTR_VISIBLE_IF_IS_ENABLED(CONFIG_ARM64_SME), + FTR_STRICT, FTR_EXACT, ID_AA64SMFR0_EL1_SF8MM4_SHIFT, 1, 0), + ARM64_FTR_BITS(FTR_VISIBLE_IF_IS_ENABLED(CONFIG_ARM64_SME), + FTR_STRICT, FTR_EXACT, ID_AA64SMFR0_EL1_SBitPerm_SHIFT, 1, 0), + ARM64_FTR_BITS(FTR_VISIBLE_IF_IS_ENABLED(CONFIG_ARM64_SME), + FTR_STRICT, FTR_EXACT, ID_AA64SMFR0_EL1_AES_SHIFT, 1, 0), + ARM64_FTR_BITS(FTR_VISIBLE_IF_IS_ENABLED(CONFIG_ARM64_SME), + FTR_STRICT, FTR_EXACT, ID_AA64SMFR0_EL1_SFEXPA_SHIFT, 1, 0), + ARM64_FTR_BITS(FTR_VISIBLE_IF_IS_ENABLED(CONFIG_ARM64_SME), + FTR_STRICT, FTR_EXACT, ID_AA64SMFR0_EL1_STMOP_SHIFT, 1, 0), + ARM64_FTR_BITS(FTR_VISIBLE_IF_IS_ENABLED(CONFIG_ARM64_SME), + FTR_STRICT, FTR_EXACT, ID_AA64SMFR0_EL1_SMOP4_SHIFT, 1, 0), ARM64_FTR_END, }; =20 @@ -377,6 +396,8 @@ static const struct arm64_ftr_bits ftr_id_aa64fpfr0[] = =3D { ARM64_FTR_BITS(FTR_VISIBLE, FTR_STRICT, FTR_EXACT, ID_AA64FPFR0_EL1_F8FMA= _SHIFT, 1, 0), ARM64_FTR_BITS(FTR_VISIBLE, FTR_STRICT, FTR_EXACT, ID_AA64FPFR0_EL1_F8DP4= _SHIFT, 1, 0), ARM64_FTR_BITS(FTR_VISIBLE, FTR_STRICT, FTR_EXACT, ID_AA64FPFR0_EL1_F8DP2= _SHIFT, 1, 0), + ARM64_FTR_BITS(FTR_VISIBLE, FTR_STRICT, FTR_EXACT, ID_AA64FPFR0_EL1_F8MM8= _SHIFT, 1, 0), + ARM64_FTR_BITS(FTR_VISIBLE, FTR_STRICT, FTR_EXACT, ID_AA64FPFR0_EL1_F8MM4= _SHIFT, 1, 0), ARM64_FTR_BITS(FTR_VISIBLE, FTR_STRICT, FTR_EXACT, ID_AA64FPFR0_EL1_F8E4M= 3_SHIFT, 1, 0), ARM64_FTR_BITS(FTR_VISIBLE, FTR_STRICT, FTR_EXACT, ID_AA64FPFR0_EL1_F8E5M= 2_SHIFT, 1, 0), ARM64_FTR_END, @@ -2992,12 +3013,15 @@ static const struct arm64_cpu_capabilities arm64_el= f_hwcaps[] =3D { HWCAP_CAP(ID_AA64MMFR2_EL1, AT, IMP, CAP_HWCAP, KERNEL_HWCAP_USCAT), #ifdef CONFIG_ARM64_SVE HWCAP_CAP(ID_AA64PFR0_EL1, SVE, IMP, CAP_HWCAP, KERNEL_HWCAP_SVE), + HWCAP_CAP(ID_AA64ZFR0_EL1, SVEver, SVE2p2, CAP_HWCAP, KERNEL_HWCAP_SVE2P2= ), HWCAP_CAP(ID_AA64ZFR0_EL1, SVEver, SVE2p1, CAP_HWCAP, KERNEL_HWCAP_SVE2P1= ), HWCAP_CAP(ID_AA64ZFR0_EL1, SVEver, SVE2, CAP_HWCAP, KERNEL_HWCAP_SVE2), HWCAP_CAP(ID_AA64ZFR0_EL1, AES, IMP, CAP_HWCAP, KERNEL_HWCAP_SVEAES), HWCAP_CAP(ID_AA64ZFR0_EL1, AES, PMULL128, CAP_HWCAP, KERNEL_HWCAP_SVEPMUL= L), + HWCAP_CAP(ID_AA64ZFR0_EL1, AES, AES2, CAP_HWCAP, KERNEL_HWCAP_SVE_AES2), HWCAP_CAP(ID_AA64ZFR0_EL1, BitPerm, IMP, CAP_HWCAP, KERNEL_HWCAP_SVEBITPE= RM), HWCAP_CAP(ID_AA64ZFR0_EL1, B16B16, IMP, CAP_HWCAP, KERNEL_HWCAP_SVE_B16B1= 6), + HWCAP_CAP(ID_AA64ZFR0_EL1, B16B16, BFSCALE, CAP_HWCAP, KERNEL_HWCAP_SVE_B= FSCALE), HWCAP_CAP(ID_AA64ZFR0_EL1, BF16, IMP, CAP_HWCAP, KERNEL_HWCAP_SVEBF16), HWCAP_CAP(ID_AA64ZFR0_EL1, BF16, EBF16, CAP_HWCAP, KERNEL_HWCAP_SVE_EBF16= ), HWCAP_CAP(ID_AA64ZFR0_EL1, SHA3, IMP, CAP_HWCAP, KERNEL_HWCAP_SVESHA3), @@ -3005,6 +3029,8 @@ static const struct arm64_cpu_capabilities arm64_elf_= hwcaps[] =3D { HWCAP_CAP(ID_AA64ZFR0_EL1, I8MM, IMP, CAP_HWCAP, KERNEL_HWCAP_SVEI8MM), HWCAP_CAP(ID_AA64ZFR0_EL1, F32MM, IMP, CAP_HWCAP, KERNEL_HWCAP_SVEF32MM), HWCAP_CAP(ID_AA64ZFR0_EL1, F64MM, IMP, CAP_HWCAP, KERNEL_HWCAP_SVEF64MM), + HWCAP_CAP(ID_AA64ZFR0_EL1, F16MM, IMP, CAP_HWCAP, KERNEL_HWCAP_SVE_F16MM), + HWCAP_CAP(ID_AA64ZFR0_EL1, EltPerm, IMP, CAP_HWCAP, KERNEL_HWCAP_SVE_ELTP= ERM), #endif HWCAP_CAP(ID_AA64PFR1_EL1, SSBS, SSBS2, CAP_HWCAP, KERNEL_HWCAP_SSBS), #ifdef CONFIG_ARM64_BTI @@ -3021,6 +3047,7 @@ static const struct arm64_cpu_capabilities arm64_elf_= hwcaps[] =3D { HWCAP_CAP(ID_AA64MMFR0_EL1, ECV, IMP, CAP_HWCAP, KERNEL_HWCAP_ECV), HWCAP_CAP(ID_AA64MMFR1_EL1, AFP, IMP, CAP_HWCAP, KERNEL_HWCAP_AFP), HWCAP_CAP(ID_AA64ISAR2_EL1, CSSC, IMP, CAP_HWCAP, KERNEL_HWCAP_CSSC), + HWCAP_CAP(ID_AA64ISAR2_EL1, CSSC, CMPBR, CAP_HWCAP, KERNEL_HWCAP_CMPBR), HWCAP_CAP(ID_AA64ISAR2_EL1, RPRFM, IMP, CAP_HWCAP, KERNEL_HWCAP_RPRFM), HWCAP_CAP(ID_AA64ISAR2_EL1, RPRES, IMP, CAP_HWCAP, KERNEL_HWCAP_RPRES), HWCAP_CAP(ID_AA64ISAR2_EL1, WFxT, IMP, CAP_HWCAP, KERNEL_HWCAP_WFXT), @@ -3030,6 +3057,7 @@ static const struct arm64_cpu_capabilities arm64_elf_= hwcaps[] =3D { HWCAP_CAP(ID_AA64PFR1_EL1, SME, IMP, CAP_HWCAP, KERNEL_HWCAP_SME), HWCAP_CAP(ID_AA64SMFR0_EL1, FA64, IMP, CAP_HWCAP, KERNEL_HWCAP_SME_FA64), HWCAP_CAP(ID_AA64SMFR0_EL1, LUTv2, IMP, CAP_HWCAP, KERNEL_HWCAP_SME_LUTV2= ), + HWCAP_CAP(ID_AA64SMFR0_EL1, SMEver, SME2p2, CAP_HWCAP, KERNEL_HWCAP_SME2P= 2), HWCAP_CAP(ID_AA64SMFR0_EL1, SMEver, SME2p1, CAP_HWCAP, KERNEL_HWCAP_SME2P= 1), HWCAP_CAP(ID_AA64SMFR0_EL1, SMEver, SME2, CAP_HWCAP, KERNEL_HWCAP_SME2), HWCAP_CAP(ID_AA64SMFR0_EL1, I16I64, IMP, CAP_HWCAP, KERNEL_HWCAP_SME_I16I= 64), @@ -3047,6 +3075,13 @@ static const struct arm64_cpu_capabilities arm64_elf= _hwcaps[] =3D { HWCAP_CAP(ID_AA64SMFR0_EL1, SF8FMA, IMP, CAP_HWCAP, KERNEL_HWCAP_SME_SF8F= MA), HWCAP_CAP(ID_AA64SMFR0_EL1, SF8DP4, IMP, CAP_HWCAP, KERNEL_HWCAP_SME_SF8D= P4), HWCAP_CAP(ID_AA64SMFR0_EL1, SF8DP2, IMP, CAP_HWCAP, KERNEL_HWCAP_SME_SF8D= P2), + HWCAP_CAP(ID_AA64SMFR0_EL1, SF8MM8, IMP, CAP_HWCAP, KERNEL_HWCAP_SME_SF8M= M8), + HWCAP_CAP(ID_AA64SMFR0_EL1, SF8MM4, IMP, CAP_HWCAP, KERNEL_HWCAP_SME_SF8M= M4), + HWCAP_CAP(ID_AA64SMFR0_EL1, SBitPerm, IMP, CAP_HWCAP, KERNEL_HWCAP_SME_SB= ITPERM), + HWCAP_CAP(ID_AA64SMFR0_EL1, AES, IMP, CAP_HWCAP, KERNEL_HWCAP_SME_AES), + HWCAP_CAP(ID_AA64SMFR0_EL1, SFEXPA, IMP, CAP_HWCAP, KERNEL_HWCAP_SME_SFEX= PA), + HWCAP_CAP(ID_AA64SMFR0_EL1, STMOP, IMP, CAP_HWCAP, KERNEL_HWCAP_SME_STMOP= ), + HWCAP_CAP(ID_AA64SMFR0_EL1, SMOP4, IMP, CAP_HWCAP, KERNEL_HWCAP_SME_SMOP4= ), #endif /* CONFIG_ARM64_SME */ HWCAP_CAP(ID_AA64FPFR0_EL1, F8CVT, IMP, CAP_HWCAP, KERNEL_HWCAP_F8CVT), HWCAP_CAP(ID_AA64FPFR0_EL1, F8FMA, IMP, CAP_HWCAP, KERNEL_HWCAP_F8FMA), diff --git a/arch/arm64/kernel/cpuinfo.c b/arch/arm64/kernel/cpuinfo.c index 44718d0482b3b43175a1673ccbebc70cf16ddcb2..d2e4f1a861e59d73bb77a06b030= c4b51a8542db6 100644 --- a/arch/arm64/kernel/cpuinfo.c +++ b/arch/arm64/kernel/cpuinfo.c @@ -144,6 +144,23 @@ static const char *const hwcap_str[] =3D { [KERNEL_HWCAP_SME_SF8DP4] =3D "smesf8dp4", [KERNEL_HWCAP_SME_SF8DP2] =3D "smesf8dp2", [KERNEL_HWCAP_POE] =3D "poe", + [KERNEL_HWCAP_CMPBR] =3D "cmpbr", + [KERNEL_HWCAP_FPRCVT] =3D "fprcvt", + [KERNEL_HWCAP_F8MM8] =3D "f8mm8", + [KERNEL_HWCAP_F8MM4] =3D "f8mm4", + [KERNEL_HWCAP_SVE_F16MM] =3D "svef16mm", + [KERNEL_HWCAP_SVE_ELTPERM] =3D "sveeltperm", + [KERNEL_HWCAP_SVE_AES2] =3D "sveaes2", + [KERNEL_HWCAP_SVE_BFSCALE] =3D "svebfscale", + [KERNEL_HWCAP_SVE2P2] =3D "sve2p2", + [KERNEL_HWCAP_SME2P2] =3D "sme2p2", + [KERNEL_HWCAP_SME_SF8MM8] =3D "smesf8mm8", + [KERNEL_HWCAP_SME_SF8MM4] =3D "smesf8mm4", + [KERNEL_HWCAP_SME_SBITPERM] =3D "smesbitperm", + [KERNEL_HWCAP_SME_AES] =3D "smeaes", + [KERNEL_HWCAP_SME_SFEXPA] =3D "smesfexpa", + [KERNEL_HWCAP_SME_STMOP] =3D "smestmop", + [KERNEL_HWCAP_SME_SMOP4] =3D "smesmop4", }; =20 #ifdef CONFIG_COMPAT --=20 2.39.2 From nobody Mon Nov 25 02:29:16 2024 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7EB48215C45; Wed, 30 Oct 2024 15:40:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730302853; cv=none; b=KUAHHCAJ3wsdMLHwAGGTPH7scSAe1obIB4SwhOP65l8xg49IiKYBmwI6IYTocZcFNOJ7woC1dCzFkMrhBL8DVPQKN70kD/E7HJWjOEnDJbvcFQtRvUZSm16lrH2EDJkSMO0G9QKP8vo0aWGhkWg8OZ5ubaGFqgoW7SKENw5Wzrw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730302853; c=relaxed/simple; bh=+e1UOR5/B0UfboGAjExW6hKwnbL8AeMxgKnzh/ZXops=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=giWu3zqqnhsmlEbBz59toLjihaguFLB/Si8dhFAXQmuJsEMWE4WqLEtbz4JSssZ1YCuZQBnc3pv22ADnk4iKohHNL7aWos76z0aZiE+NuRA+B3Mj7dJ2k/EJMCtMj1qpsU+KdlrQYSCvqUyDFMiynlkXjORGEIOd3M48veQ2LTw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=ZiGplVAK; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="ZiGplVAK" Received: by smtp.kernel.org (Postfix) with ESMTPSA id 79BC2C4CED3; Wed, 30 Oct 2024 15:40:50 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1730302853; bh=+e1UOR5/B0UfboGAjExW6hKwnbL8AeMxgKnzh/ZXops=; h=From:Date:Subject:References:In-Reply-To:To:Cc:From; b=ZiGplVAKP/U0sPI3zrjQwlgrORoD/Amz8RG2YL8LiSywrRHN2Cx53shmKrHXi4ZZJ IMlUNexuRk0B8sjORDsqyFAqjW1SKjOVbu9fRGtRl9g/o5D9vcj7ZPEKyqffWetv/E JwBkxiBpEonNAu2wwn2th5ekYTPmreqO3QpewtU43MtXa181QlF6jruQrUjazvErD3 bfNs6BFcfhM0IFx2hL+0iNtdjF1iFQBzLx4KTvk9vrLiHCTUXhB8+8pUEO51KjrbOT JauqfSLvvl8JsupLyDuZ3w6lkWvBrfI/8IqPKuqccvrQH+LMYwapChXM63t1Gbw4nA tLO+LsNaiTFFg== From: Mark Brown Date: Wed, 30 Oct 2024 15:34:53 +0000 Subject: [PATCH v2 8/9] KVM: arm64: Allow control of dpISA extensions in ID_AA64ISAR3_EL1 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241030-arm64-2024-dpisa-v2-8-b6601a15d2a5@kernel.org> References: <20241030-arm64-2024-dpisa-v2-0-b6601a15d2a5@kernel.org> In-Reply-To: <20241030-arm64-2024-dpisa-v2-0-b6601a15d2a5@kernel.org> To: Catalin Marinas , Will Deacon , Jonathan Corbet , Marc Zyngier , Oliver Upton , Joey Gouly , Suzuki K Poulose , Shuah Khan Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, kvmarm@lists.linux.dev, linux-kselftest@vger.kernel.org, Mark Brown X-Mailer: b4 0.15-dev-9b746 X-Developer-Signature: v=1; a=openpgp-sha256; l=1369; i=broonie@kernel.org; h=from:subject:message-id; bh=+e1UOR5/B0UfboGAjExW6hKwnbL8AeMxgKnzh/ZXops=; b=owEBbQGS/pANAwAKASTWi3JdVIfQAcsmYgBnIlNnMV/Bo3GWRxDAxp2dKrn2r5xbzZLI28XXcyJj S/vf/W+JATMEAAEKAB0WIQSt5miqZ1cYtZ/in+ok1otyXVSH0AUCZyJTZwAKCRAk1otyXVSH0MmrB/ 9Ayd4qbzVp0FBgF+pAqcgt/GZZQJDrGD3JEkOkV3oLoZ6HX5hGK1EC20D2lyeIhou+1QN7T3fPf/g6 hAym5gRgz1U+7RsMrWe0kL3dOVZJa3RWzBnEgLvZhAu3H8z5PPbnzjzsgeu4YCahJyWAiwJYoGJkmC DUiRdx46Ue7gTazRpesGHxh4bXETEnshESOaBNS0eyjd4bI/yXCEJXhZ4fJBcY0p9USu0L7omP+1qr e/y0TbChayabDX6HcYTAGjePCKLKa68Yb+mRjImKIc5G/9KDo3A4NHCIhSd4cqbsgJPYyH46/ViA7+ HLJE52nGLzQliFbGhwJ6jJgsR7t8Yl X-Developer-Key: i=broonie@kernel.org; a=openpgp; fpr=3F2568AAC26998F9E813A1C5C3F436CA30F5D8EB ID_AA64ISAR3_EL1 is currently marked as unallocated in KVM but does have a number of bitfields defined in it. Expose FPRCVT and FAMINMAX, two simple instruction only extensions to guests. Signed-off-by: Mark Brown --- arch/arm64/kvm/sys_regs.c | 6 +++++- 1 file changed, 5 insertions(+), 1 deletion(-) diff --git a/arch/arm64/kvm/sys_regs.c b/arch/arm64/kvm/sys_regs.c index dad88e31f9537fe02e28b117d6a740f15572e0ba..926b6a1b2d2389e95721ce57774= 0a2fb740e4f6b 100644 --- a/arch/arm64/kvm/sys_regs.c +++ b/arch/arm64/kvm/sys_regs.c @@ -1546,6 +1546,9 @@ static u64 __kvm_read_sanitised_id_reg(const struct k= vm_vcpu *vcpu, if (!cpus_have_final_cap(ARM64_HAS_WFXT)) val &=3D ~ARM64_FEATURE_MASK(ID_AA64ISAR2_EL1_WFxT); break; + case SYS_ID_AA64ISAR3_EL1: + val &=3D ID_AA64ISAR3_EL1_FPRCVT | ID_AA64ISAR3_EL1_FAMINMAX; + break; case SYS_ID_AA64MMFR2_EL1: val &=3D ~ID_AA64MMFR2_EL1_CCIDX_MASK; break; @@ -2409,7 +2412,8 @@ static const struct sys_reg_desc sys_reg_descs[] =3D { ID_WRITABLE(ID_AA64ISAR2_EL1, ~(ID_AA64ISAR2_EL1_RES0 | ID_AA64ISAR2_EL1_APA3 | ID_AA64ISAR2_EL1_GPA3)), - ID_UNALLOCATED(6,3), + ID_WRITABLE(ID_AA64ISAR3_EL1, (ID_AA64ISAR3_EL1_FPRCVT | + ID_AA64ISAR3_EL1_FAMINMAX)), ID_UNALLOCATED(6,4), ID_UNALLOCATED(6,5), ID_UNALLOCATED(6,6), --=20 2.39.2 From nobody Mon Nov 25 02:29:16 2024 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8D614217451; Wed, 30 Oct 2024 15:40:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730302856; cv=none; b=HRIhksEXKUZU+16Re7lvT+9QiGLGQld3rtjfxul5K6l4WAnp3OC/7liHCBcaYMc/8gQ0ZdV5A2ndScsbwSozCBe09K+9Vnbdn5lQ44A5/3wYlmGkv+QjQ9LCbNYDFvPHPGOmbOospaiD8zIzf35hSpCpZbnWbR38tKzSZrVlkXE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730302856; c=relaxed/simple; bh=h2Wehl87NboyijTuuRSERBYg5ixqNkdqmXD3SKKUYoE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Bs/MLC9OPHggixyhPQB2Yj0kEK2Lr6jM1Yc9YeykHvu4HgTmeFfvugleWa2bzSHh5pQqwuBqmAaP6KZgCepEcb6g3rwaKwMvHKVidmCnWYie+fMMuSXBVuCxeUICngugeeGsuDaiC1Jj4ZpPczXTyNhGqJY/rw0Z8lhENPL1xPo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=bQ03D0h8; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="bQ03D0h8" Received: by smtp.kernel.org (Postfix) with ESMTPSA id 8506EC4CED2; Wed, 30 Oct 2024 15:40:53 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1730302856; bh=h2Wehl87NboyijTuuRSERBYg5ixqNkdqmXD3SKKUYoE=; h=From:Date:Subject:References:In-Reply-To:To:Cc:From; b=bQ03D0h8kK7xNuv2AZynEjG4RhfP/dLt6o7804gHljvl+JdaxufJ3IekYHmzRQs1T CnkjLfd//r5FQUHRkGxjcM+v2wQtrH8RlGfhHOKSjJxzglWL6WtNdErx2nhRobxi04 qOvGUnocORZvF3YflcCAqfFxiP3z0FwhSqYgcN6p6LwrIsSbHstgWAzCQioskYIDh2 uLk1UrYS27Fr/JCqV14hN+uWvz+TfsbiohPlyK/DuwZOC/LVt9hyunG7b+VZ8sN6g5 xEOWmwERiz+EeAU8Gz87xlksQNonXKyoeS/ZaLHtG0yMv2dYRHW75Dzp+xIf438Mtb p0ndmG60GQP9Q== From: Mark Brown Date: Wed, 30 Oct 2024 15:34:54 +0000 Subject: [PATCH v2 9/9] kselftest/arm64: Add 2024 dpISA extensions to hwcap test Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241030-arm64-2024-dpisa-v2-9-b6601a15d2a5@kernel.org> References: <20241030-arm64-2024-dpisa-v2-0-b6601a15d2a5@kernel.org> In-Reply-To: <20241030-arm64-2024-dpisa-v2-0-b6601a15d2a5@kernel.org> To: Catalin Marinas , Will Deacon , Jonathan Corbet , Marc Zyngier , Oliver Upton , Joey Gouly , Suzuki K Poulose , Shuah Khan Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, kvmarm@lists.linux.dev, linux-kselftest@vger.kernel.org, Mark Brown X-Mailer: b4 0.15-dev-9b746 X-Developer-Signature: v=1; a=openpgp-sha256; l=9994; i=broonie@kernel.org; h=from:subject:message-id; bh=h2Wehl87NboyijTuuRSERBYg5ixqNkdqmXD3SKKUYoE=; b=owEBbQGS/pANAwAKASTWi3JdVIfQAcsmYgBnIlNolSpmr2hzm9KJyObikwX7mZZOt19Iu2o9uBl6 RoyEal6JATMEAAEKAB0WIQSt5miqZ1cYtZ/in+ok1otyXVSH0AUCZyJTaAAKCRAk1otyXVSH0OhDB/ 9Vjek6vs+JBDwIdQ/waKoEN9gO45OuGkfj3n7AORB3x6dHhCYWPLBErrYCs2ubPPNWR8RKS1SfwAyb QGYGUKBrehq925POmjog9xOMkn39l1O9c4kfGkoVubBp1Sy5DBRVp5kpAsUxBFnwEiSgJ/SZAtze/q WNzwZlwUddvzruS9dE0pUUc3Rs/nVRVvmV2z38ZokfrdA5MBnOxA6CJBKuXE2XRrxokH5XElm8U34+ oaKGAzRXGmSLTMMK+EmQHgskGpi2MKhaHrFRNNhf8JUvYZ19x9PA+Zlae4U0n5XolpvaQIu1Az7IH2 DI8UgBuOiHOx7/UJEbj14dGCyWlYE8 X-Developer-Key: i=broonie@kernel.org; a=openpgp; fpr=3F2568AAC26998F9E813A1C5C3F436CA30F5D8EB We don't actually test SIGILL generation for CMPBR since the need to branch makes it a pain to generate and the SIGILL detection would be unreliable anyway. Since this should be very unusual we provide a stub function rather than supporting a missing function. The sigill functions aren't well sorted in the file so the ordering is a bit random. Signed-off-by: Mark Brown Reviewed-by: Shuah Khan --- tools/testing/selftests/arm64/abi/hwcap.c | 273 ++++++++++++++++++++++++++= +++- 1 file changed, 271 insertions(+), 2 deletions(-) diff --git a/tools/testing/selftests/arm64/abi/hwcap.c b/tools/testing/self= tests/arm64/abi/hwcap.c index f2d6007a2b983eba77a880ec7e614396a6cb1377..beb380bc09b0d07269a85a60e5d= 2977367740473 100644 --- a/tools/testing/selftests/arm64/abi/hwcap.c +++ b/tools/testing/selftests/arm64/abi/hwcap.c @@ -46,6 +46,12 @@ static void atomics_sigill(void) asm volatile(".inst 0xb82003ff" : : : ); } =20 +static void cmpbr_sigill(void) +{ + /* Not implemented, too complicated and unreliable anyway */ +} + + static void crc32_sigill(void) { /* CRC32W W0, W0, W1 */ @@ -82,6 +88,18 @@ static void f8fma_sigill(void) asm volatile(".inst 0xec0fc00"); } =20 +static void f8mm4_sigill(void) +{ + /* FMMLA V0.4SH, V0.16B, V0.16B */ + asm volatile(".inst 0x6e00ec00"); +} + +static void f8mm8_sigill(void) +{ + /* FMMLA V0.4S, V0.16B, V0.16B */ + asm volatile(".inst 0x6e80ec00"); +} + static void faminmax_sigill(void) { /* FAMIN V0.4H, V0.4H, V0.4H */ @@ -98,6 +116,12 @@ static void fpmr_sigill(void) asm volatile("mrs x0, S3_3_C4_C4_2" : : : "x0"); } =20 +static void fprcvt_sigill(void) +{ + /* FCVTAS S0, H0 */ + asm volatile(".inst 0x1efa0000"); +} + static void ilrcpc_sigill(void) { /* LDAPUR W0, [SP, #8] */ @@ -215,6 +239,42 @@ static void sme2p1_sigill(void) asm volatile("msr S0_3_C4_C6_3, xzr" : : : ); } =20 +static void sme2p2_sigill(void) +{ + /* SMSTART SM */ + asm volatile("msr S0_3_C4_C3_3, xzr" : : : ); + + /* UXTB Z0.D, P0/Z, Z0.D */ + asm volatile(".inst 0x4c1a000" : : : ); + + /* SMSTOP */ + asm volatile("msr S0_3_C4_C6_3, xzr" : : : ); +} + +static void sme_aes_sigill(void) +{ + /* SMSTART SM */ + asm volatile("msr S0_3_C4_C3_3, xzr" : : : ); + + /* AESD z0.b, z0.b, z0.b */ + asm volatile(".inst 0x4522e400" : : : "z0"); + + /* SMSTOP */ + asm volatile("msr S0_3_C4_C6_3, xzr" : : : ); +} + +static void sme_sbitperm_sigill(void) +{ + /* SMSTART SM */ + asm volatile("msr S0_3_C4_C3_3, xzr" : : : ); + + /* BDEP Z0.B, Z0.B, Z0.B */ + asm volatile(".inst 0x4500b400" : : : "z0"); + + /* SMSTOP */ + asm volatile("msr S0_3_C4_C6_3, xzr" : : : ); +} + static void smei16i32_sigill(void) { /* SMSTART */ @@ -323,13 +383,73 @@ static void smesf8dp4_sigill(void) asm volatile("msr S0_3_C4_C6_3, xzr" : : : ); } =20 +static void smesf8mm8_sigill(void) +{ + /* SMSTART */ + asm volatile("msr S0_3_C4_C7_3, xzr" : : : ); + + /* FMMLA V0.4S, V0.16B, V0.16B */ + asm volatile(".inst 0x6e80ec00"); + + /* SMSTOP */ + asm volatile("msr S0_3_C4_C6_3, xzr" : : : ); +} + +static void smesf8mm4_sigill(void) +{ + /* SMSTART */ + asm volatile("msr S0_3_C4_C7_3, xzr" : : : ); + + /* FMMLA V0.4SH, V0.16B, V0.16B */ + asm volatile(".inst 0x6e00ec00"); + + /* SMSTOP */ + asm volatile("msr S0_3_C4_C6_3, xzr" : : : ); +} + static void smesf8fma_sigill(void) { /* SMSTART */ asm volatile("msr S0_3_C4_C7_3, xzr" : : : ); =20 - /* FMLALB V0.8H, V0.16B, V0.16B */ - asm volatile(".inst 0xec0fc00"); + /* FMLALB Z0.8H, Z0.B, Z0.B */ + asm volatile(".inst 0x64205000"); + + /* SMSTOP */ + asm volatile("msr S0_3_C4_C6_3, xzr" : : : ); +} + +static void smesfexpa_sigill(void) +{ + /* SMSTART */ + asm volatile("msr S0_3_C4_C7_3, xzr" : : : ); + + /* FEXPA Z0.D, Z0.D */ + asm volatile(".inst 0x04e0b800"); + + /* SMSTOP */ + asm volatile("msr S0_3_C4_C6_3, xzr" : : : ); +} + +static void smesmop4_sigill(void) +{ + /* SMSTART */ + asm volatile("msr S0_3_C4_C7_3, xzr" : : : ); + + /* SMOP4A ZA0.S, Z0.B, { Z0.B - Z1.B } */ + asm volatile(".inst 0x80108000"); + + /* SMSTOP */ + asm volatile("msr S0_3_C4_C6_3, xzr" : : : ); +} + +static void smestmop_sigill(void) +{ + /* SMSTART */ + asm volatile("msr S0_3_C4_C7_3, xzr" : : : ); + + /* STMOPA ZA0.S, { Z0.H - Z1.H }, Z0.H, Z20[0] */ + asm volatile(".inst 0x80408008"); =20 /* SMSTOP */ asm volatile("msr S0_3_C4_C6_3, xzr" : : : ); @@ -353,18 +473,42 @@ static void sve2p1_sigill(void) asm volatile(".inst 0x65000000" : : : "z0"); } =20 +static void sve2p2_sigill(void) +{ + /* NOT Z0.D, P0/Z, Z0.D */ + asm volatile(".inst 0x4cea000" : : : "z0"); +} + static void sveaes_sigill(void) { /* AESD z0.b, z0.b, z0.b */ asm volatile(".inst 0x4522e400" : : : "z0"); } =20 +static void sveaes2_sigill(void) +{ + /* AESD {Z0.B - Z1.B }, { Z0.B - Z1.B }, Z0.Q */ + asm volatile(".inst 0x4522ec00" : : : "z0"); +} + static void sveb16b16_sigill(void) { /* BFADD ZA.H[W0, 0], {Z0.H-Z1.H} */ asm volatile(".inst 0xC1E41C00" : : : ); } =20 +static void svebfscale_sigill(void) +{ + /* BFSCALE Z0.H, P0/M, Z0.H, Z0.H */ + asm volatile(".inst 0x65098000" : : : "z0"); +} + +static void svef16mm_sigill(void) +{ + /* FMMLA Z0.S, Z0.H, Z0.H */ + asm volatile(".inst 0x6420e400"); +} + static void svepmull_sigill(void) { /* PMULLB Z0.Q, Z0.D, Z0.D */ @@ -383,6 +527,12 @@ static void svesha3_sigill(void) asm volatile(".inst 0x4203800" : : : "z0"); } =20 +static void sveeltperm_sigill(void) +{ + /* COMPACT Z0.B, P0, Z0.B */ + asm volatile(".inst 0x5218000" : : : "x0"); +} + static void svesm4_sigill(void) { /* SM4E Z0.S, Z0.S, Z0.S */ @@ -458,6 +608,13 @@ static const struct hwcap_data { .cpuinfo =3D "aes", .sigill_fn =3D aes_sigill, }, + { + .name =3D "CMPBR", + .at_hwcap =3D AT_HWCAP, + .hwcap_bit =3D HWCAP_CMPBR, + .cpuinfo =3D "cmpbr", + .sigill_fn =3D cmpbr_sigill, + }, { .name =3D "CRC32", .at_hwcap =3D AT_HWCAP, @@ -512,6 +669,20 @@ static const struct hwcap_data { .cpuinfo =3D "f8fma", .sigill_fn =3D f8fma_sigill, }, + { + .name =3D "F8MM8", + .at_hwcap =3D AT_HWCAP, + .hwcap_bit =3D HWCAP_F8MM8, + .cpuinfo =3D "f8mm8", + .sigill_fn =3D f8mm8_sigill, + }, + { + .name =3D "F8MM4", + .at_hwcap =3D AT_HWCAP, + .hwcap_bit =3D HWCAP_F8MM4, + .cpuinfo =3D "f8mm4", + .sigill_fn =3D f8mm4_sigill, + }, { .name =3D "FAMINMAX", .at_hwcap =3D AT_HWCAP2, @@ -534,6 +705,13 @@ static const struct hwcap_data { .sigill_fn =3D fpmr_sigill, .sigill_reliable =3D true, }, + { + .name =3D "FPRCVT", + .at_hwcap =3D AT_HWCAP, + .hwcap_bit =3D HWCAP_FPRCVT, + .cpuinfo =3D "fprcvt", + .sigill_fn =3D fprcvt_sigill, + }, { .name =3D "JSCVT", .at_hwcap =3D AT_HWCAP, @@ -672,6 +850,20 @@ static const struct hwcap_data { .cpuinfo =3D "sme2p1", .sigill_fn =3D sme2p1_sigill, }, + { + .name =3D "SME 2.2", + .at_hwcap =3D AT_HWCAP, + .hwcap_bit =3D HWCAP_SME2P2, + .cpuinfo =3D "sme2p2", + .sigill_fn =3D sme2p2_sigill, + }, + { + .name =3D "SME AES", + .at_hwcap =3D AT_HWCAP, + .hwcap_bit =3D HWCAP_SME_AES, + .cpuinfo =3D "smeaes", + .sigill_fn =3D sme_aes_sigill, + }, { .name =3D "SME I16I32", .at_hwcap =3D AT_HWCAP2, @@ -721,6 +913,13 @@ static const struct hwcap_data { .cpuinfo =3D "smelutv2", .sigill_fn =3D smelutv2_sigill, }, + { + .name =3D "SME SBITPERM", + .at_hwcap =3D AT_HWCAP, + .hwcap_bit =3D HWCAP_SME_SBITPERM, + .cpuinfo =3D "smesbitperm", + .sigill_fn =3D sme_sbitperm_sigill, + }, { .name =3D "SME SF8FMA", .at_hwcap =3D AT_HWCAP2, @@ -728,6 +927,20 @@ static const struct hwcap_data { .cpuinfo =3D "smesf8fma", .sigill_fn =3D smesf8fma_sigill, }, + { + .name =3D "SME SF8MM8", + .at_hwcap =3D AT_HWCAP, + .hwcap_bit =3D HWCAP_SME_SF8MM8, + .cpuinfo =3D "smesf8mm8", + .sigill_fn =3D smesf8mm8_sigill, + }, + { + .name =3D "SME SF8MM4", + .at_hwcap =3D AT_HWCAP, + .hwcap_bit =3D HWCAP_SME_SF8MM8, + .cpuinfo =3D "smesf8mm4", + .sigill_fn =3D smesf8mm4_sigill, + }, { .name =3D "SME SF8DP2", .at_hwcap =3D AT_HWCAP2, @@ -742,6 +955,27 @@ static const struct hwcap_data { .cpuinfo =3D "smesf8dp4", .sigill_fn =3D smesf8dp4_sigill, }, + { + .name =3D "SME SFEXPA", + .at_hwcap =3D AT_HWCAP, + .hwcap_bit =3D HWCAP_SME_SFEXPA, + .cpuinfo =3D "smesfexpa", + .sigill_fn =3D smesfexpa_sigill, + }, + { + .name =3D "SME SMOP4", + .at_hwcap =3D AT_HWCAP, + .hwcap_bit =3D HWCAP_SME_SMOP4, + .cpuinfo =3D "smesmop4", + .sigill_fn =3D smesmop4_sigill, + }, + { + .name =3D "SME STMOP", + .at_hwcap =3D AT_HWCAP, + .hwcap_bit =3D HWCAP_SME_STMOP, + .cpuinfo =3D "smestmop", + .sigill_fn =3D smestmop_sigill, + }, { .name =3D "SVE", .at_hwcap =3D AT_HWCAP, @@ -764,6 +998,13 @@ static const struct hwcap_data { .cpuinfo =3D "sve2p1", .sigill_fn =3D sve2p1_sigill, }, + { + .name =3D "SVE 2.2", + .at_hwcap =3D AT_HWCAP, + .hwcap_bit =3D HWCAP_SVE2P2, + .cpuinfo =3D "sve2p2", + .sigill_fn =3D sve2p2_sigill, + }, { .name =3D "SVE AES", .at_hwcap =3D AT_HWCAP2, @@ -771,6 +1012,34 @@ static const struct hwcap_data { .cpuinfo =3D "sveaes", .sigill_fn =3D sveaes_sigill, }, + { + .name =3D "SVE AES2", + .at_hwcap =3D AT_HWCAP, + .hwcap_bit =3D HWCAP_SVE_AES2, + .cpuinfo =3D "sveaes2", + .sigill_fn =3D sveaes2_sigill, + }, + { + .name =3D "SVE BFSCALE", + .at_hwcap =3D AT_HWCAP, + .hwcap_bit =3D HWCAP_SVE_BFSCALE, + .cpuinfo =3D "svebfscale", + .sigill_fn =3D svebfscale_sigill, + }, + { + .name =3D "SVE ELTPERM", + .at_hwcap =3D AT_HWCAP, + .hwcap_bit =3D HWCAP_SVE_ELTPERM, + .cpuinfo =3D "sveeltperm", + .sigill_fn =3D sveeltperm_sigill, + }, + { + .name =3D "SVE F16MM", + .at_hwcap =3D AT_HWCAP, + .hwcap_bit =3D HWCAP_SVE_F16MM, + .cpuinfo =3D "svef16mm", + .sigill_fn =3D svef16mm_sigill, + }, { .name =3D "SVE2 B16B16", .at_hwcap =3D AT_HWCAP2, --=20 2.39.2