From nobody Mon Nov 25 11:49:52 2024 Received: from mx0a-00128a01.pphosted.com (mx0a-00128a01.pphosted.com [148.163.135.77]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 30F9C1D7E3E; Mon, 28 Oct 2024 12:26:43 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=148.163.135.77 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730118406; cv=none; b=rQ8qOe0IbRzsNVQNI3XwQrlpAqFcjaioIjC6CLyBHFeyrgF1M8Avn7ywHXrK5sX8bNrMAufsWghppkriMJN6wAq7l7pX91rWbZL7H1KKTxckb1ihOe1MehPTA7yuQoAbIb6s1nS8z2bW/kJqM87U4aK8NhQr06udb/BuOaftSrY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730118406; c=relaxed/simple; bh=kUy96+1YL6rY5dXABCogjeyQzUW6sTAqmeIQ7QIFqiA=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=U7dNuNMQO5llx3IfSW69r++SXxcWrqmgtslZnIvyL+U0uDmfBQW6otxsN+Oa7WRMdKwa5KcJwEXAdP4mv9A+CCmXLcDcpBOxfdGwOrB2qWncyd+0+fsUQMmBz9Hq9HkoKy5fuLICXWx1DanqfX2qFNRxnnkvdhcRjv9IMgGQeHI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=analog.com; spf=pass smtp.mailfrom=analog.com; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b=edufuw0S; arc=none smtp.client-ip=148.163.135.77 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=analog.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=analog.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b="edufuw0S" Received: from pps.filterd (m0167089.ppops.net [127.0.0.1]) by mx0a-00128a01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 49S7ilqw007167; Mon, 28 Oct 2024 08:26:23 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=analog.com; h=cc :content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=DKIM; bh=KEIGt 63gUNqy4qOEW6D+0omjcXwU3bil/V7OxRs9hSQ=; b=edufuw0SwZHduGkdYFlfk 6oSpHccI/4FFRXqWfYRLu4q53EIAoJzMk18c0qFWj6buvA4BVYAZVHRj2RovXSVy uEwEny9uLVWwLfwflMkexJxDa5MwcHZ9VkbIhrZZ65qMMta1RtRs46ouIP1G1IO9 m78bUWeAxTup2LBHYM7x70lztxI+tbpQQzLqds6CSqSBNGF+7qeP0CrrEkjhlW/b QcgqSKV1CG/LSXIKpkXMlMc7Yf41Nra0UZagI40wRLWiwMVZk3+ZXEioV1YnzNK9 NKWd1xUzVkCxTsjFj8xOTjLC8DzvV5SjKeF9GLxLM/LR+LPuRAPFJ6Ib3WNcKd0S Q== Received: from nwd2mta3.analog.com ([137.71.173.56]) by mx0a-00128a01.pphosted.com (PPS) with ESMTPS id 42gwb2fy1f-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 28 Oct 2024 08:26:23 -0400 (EDT) Received: from ASHBMBX8.ad.analog.com (ASHBMBX8.ad.analog.com [10.64.17.5]) by nwd2mta3.analog.com (8.14.7/8.14.7) with ESMTP id 49SCQMGk024356 (version=TLSv1/SSLv3 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 28 Oct 2024 08:26:22 -0400 Received: from ASHBCASHYB4.ad.analog.com (10.64.17.132) by ASHBMBX8.ad.analog.com (10.64.17.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.14; Mon, 28 Oct 2024 08:26:21 -0400 Received: from ASHBMBX8.ad.analog.com (10.64.17.5) by ASHBCASHYB4.ad.analog.com (10.64.17.132) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.14; Mon, 28 Oct 2024 08:26:21 -0400 Received: from zeus.spd.analog.com (10.66.68.11) by ashbmbx8.ad.analog.com (10.64.17.5) with Microsoft SMTP Server id 15.2.986.14 via Frontend Transport; Mon, 28 Oct 2024 08:26:21 -0400 Received: from dell-precision-robert.ad.analog.com ([10.48.65.123]) by zeus.spd.analog.com (8.15.1/8.15.1) with ESMTP id 49SCQ0aL026080; Mon, 28 Oct 2024 08:26:16 -0400 From: Robert Budai To: Lars-Peter Clausen , Michael Hennerich , Nuno Sa , "Ramona Gradinariu" , Antoniu Miclaus , Jonathan Cameron , "Rob Herring" , Krzysztof Kozlowski , "Conor Dooley" , Jonathan Corbet , Jagath Jog J , Robert Budai , , , , CC: Subject: [PATCH 1/5] iio: imu: adis: Add custom ops struct Date: Mon, 28 Oct 2024 14:25:33 +0200 Message-ID: <20241028122543.8078-2-robert.budai@analog.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20241028122543.8078-1-robert.budai@analog.com> References: <20241028122543.8078-1-robert.budai@analog.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-ADIRuleOP-NewSCL: Rule Triggered X-Proofpoint-ORIG-GUID: Ckl3cWzXg5XA_TkaFAt4KMMp8fvzZgTp X-Proofpoint-GUID: Ckl3cWzXg5XA_TkaFAt4KMMp8fvzZgTp X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 spamscore=0 priorityscore=1501 mlxlogscore=999 adultscore=0 suspectscore=0 mlxscore=0 lowpriorityscore=0 bulkscore=0 clxscore=1015 malwarescore=0 phishscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2409260000 definitions=main-2410280100 From: Nuno S=C3=A1 This patch introduces a custom ops struct letting users define custom read and write functions. Some adis devices might define a completely different spi protocol from the one used in the default implementation. Co-developed-by: Ramona Gradinariu Signed-off-by: Ramona Gradinariu Co-developed-by: Antoniu Miclaus Signed-off-by: Antoniu Miclaus Signed-off-by: Nuno S=C3=A1 --- drivers/iio/imu/adis.c | 21 ++++++++++++++++----- include/linux/iio/imu/adis.h | 30 +++++++++++++++++++++++------- 2 files changed, 39 insertions(+), 12 deletions(-) diff --git a/drivers/iio/imu/adis.c b/drivers/iio/imu/adis.c index 99410733c1ca..504d18a36f90 100644 --- a/drivers/iio/imu/adis.c +++ b/drivers/iio/imu/adis.c @@ -223,13 +223,13 @@ int __adis_update_bits_base(struct adis *adis, unsign= ed int reg, const u32 mask, int ret; u32 __val; =20 - ret =3D __adis_read_reg(adis, reg, &__val, size); + ret =3D adis->ops->read(adis, reg, &__val, size); if (ret) return ret; =20 __val =3D (__val & ~mask) | (val & mask); =20 - return __adis_write_reg(adis, reg, __val, size); + return adis->ops->write(adis, reg, __val, size); } EXPORT_SYMBOL_NS_GPL(__adis_update_bits_base, IIO_ADISLIB); =20 @@ -339,8 +339,11 @@ int __adis_reset(struct adis *adis) int ret; const struct adis_timeout *timeouts =3D adis->data->timeouts; =20 - ret =3D __adis_write_reg_8(adis, adis->data->glob_cmd_reg, - ADIS_GLOB_CMD_SW_RESET); + if (adis->ops->reset) + ret =3D adis->ops->reset(adis); + else + ret =3D __adis_write_reg_8(adis, adis->data->glob_cmd_reg, + ADIS_GLOB_CMD_SW_RESET); if (ret) { dev_err(&adis->spi->dev, "Failed to reset device: %d\n", ret); return ret; @@ -468,7 +471,7 @@ int adis_single_conversion(struct iio_dev *indio_dev, =20 guard(mutex)(&adis->state_lock); =20 - ret =3D __adis_read_reg(adis, chan->address, &uval, + ret =3D adis->ops->read(adis, chan->address, &uval, chan->scan_type.storagebits / 8); if (ret) return ret; @@ -488,6 +491,11 @@ int adis_single_conversion(struct iio_dev *indio_dev, } EXPORT_SYMBOL_NS_GPL(adis_single_conversion, IIO_ADISLIB); =20 +static const struct adis_ops adis_default_ops =3D { + .read =3D __adis_read_reg, + .write =3D __adis_write_reg, +}; + /** * adis_init() - Initialize adis device structure * @adis: The adis device @@ -517,6 +525,9 @@ int adis_init(struct adis *adis, struct iio_dev *indio_= dev, =20 adis->spi =3D spi; adis->data =3D data; + if (!adis->ops->write || !adis->ops->read) + adis->ops =3D &adis_default_ops; + iio_device_set_drvdata(indio_dev, adis); =20 if (data->has_paging) { diff --git a/include/linux/iio/imu/adis.h b/include/linux/iio/imu/adis.h index e6a75356567a..7b589cc83380 100644 --- a/include/linux/iio/imu/adis.h +++ b/include/linux/iio/imu/adis.h @@ -94,6 +94,21 @@ struct adis_data { unsigned int burst_max_speed_hz; }; =20 +/** + * struct adis_ops: Custom ops for adis devices. + * @write: Custom spi write implementation. + * @read: Custom spi read implementation. + * @reset: Custom sw reset implementation. The custom implementation does = not + * need to sleep after the reset. It's done by the library already. + */ +struct adis_ops { + int (*write)(struct adis *adis, unsigned int reg, unsigned int value, + unsigned int size); + int (*read)(struct adis *adis, unsigned int reg, unsigned int *value, + unsigned int size); + int (*reset)(struct adis *adis); +}; + /** * struct adis - ADIS device instance data * @spi: Reference to SPI device which owns this ADIS IIO device @@ -117,6 +132,7 @@ struct adis { =20 const struct adis_data *data; unsigned int burst_extra_len; + const struct adis_ops *ops; /** * The state_lock is meant to be used during operations that require * a sequence of SPI R/W in order to protect the SPI transfer @@ -169,7 +185,7 @@ int __adis_read_reg(struct adis *adis, unsigned int reg, static inline int __adis_write_reg_8(struct adis *adis, unsigned int reg, u8 val) { - return __adis_write_reg(adis, reg, val, 1); + return adis->ops->write(adis, reg, val, 1); } =20 /** @@ -181,7 +197,7 @@ static inline int __adis_write_reg_8(struct adis *adis,= unsigned int reg, static inline int __adis_write_reg_16(struct adis *adis, unsigned int reg, u16 val) { - return __adis_write_reg(adis, reg, val, 2); + return adis->ops->write(adis, reg, val, 2); } =20 /** @@ -193,7 +209,7 @@ static inline int __adis_write_reg_16(struct adis *adis= , unsigned int reg, static inline int __adis_write_reg_32(struct adis *adis, unsigned int reg, u32 val) { - return __adis_write_reg(adis, reg, val, 4); + return adis->ops->write(adis, reg, val, 4); } =20 /** @@ -208,7 +224,7 @@ static inline int __adis_read_reg_16(struct adis *adis,= unsigned int reg, unsigned int tmp; int ret; =20 - ret =3D __adis_read_reg(adis, reg, &tmp, 2); + ret =3D adis->ops->read(adis, reg, &tmp, 2); if (ret =3D=3D 0) *val =3D tmp; =20 @@ -227,7 +243,7 @@ static inline int __adis_read_reg_32(struct adis *adis,= unsigned int reg, unsigned int tmp; int ret; =20 - ret =3D __adis_read_reg(adis, reg, &tmp, 4); + ret =3D adis->ops->read(adis, reg, &tmp, 4); if (ret =3D=3D 0) *val =3D tmp; =20 @@ -245,7 +261,7 @@ static inline int adis_write_reg(struct adis *adis, uns= igned int reg, unsigned int val, unsigned int size) { guard(mutex)(&adis->state_lock); - return __adis_write_reg(adis, reg, val, size); + return adis->ops->write(adis, reg, val, size); } =20 /** @@ -259,7 +275,7 @@ static int adis_read_reg(struct adis *adis, unsigned in= t reg, unsigned int *val, unsigned int size) { guard(mutex)(&adis->state_lock); - return __adis_read_reg(adis, reg, val, size); + return adis->ops->read(adis, reg, val, size); } =20 /** --=20 2.34.1