From nobody Mon Nov 25 12:20:24 2024 Received: from mail-ot1-f41.google.com (mail-ot1-f41.google.com [209.85.210.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DEA65190470 for ; Mon, 28 Oct 2024 08:27:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730104057; cv=none; b=QZp0rnWZd6CvLr1+XJYDOH7zCG1axBIK20rNRaqp3PpqIekl3zRnDdpmUtsvCwtiMixa3HJJuggDxk9uLL/wd6fuBsDtVZvU0Qw1or5kiGTpYigQJF6+Ot5rca12vrrr2hBUIZxgFCLN0KPzgx3PjFl8y/9pqQHf5FXouOlvkYc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730104057; c=relaxed/simple; bh=/MolAkoM8WLlXdJHUkJ7B8oxsQcE/UeueF73xVVv6zY=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=NLL7uYvBpyid6E0/4cGHvxNoBRzka1kike34HzFqdrxzXIbEcATl12ONqX9zf2E5wTImp2ct7Nd9e6Wj5PmIIl+roleSFa56+op+VQsp8gn+Yi/TQiGrA5vqtPUamkDFuXPcHExWx/BWxu+Ov2BlyBJipGGtZ/XUPkMKBHnqCLE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b=uBdPpJS1; arc=none smtp.client-ip=209.85.210.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b="uBdPpJS1" Received: by mail-ot1-f41.google.com with SMTP id 46e09a7af769-7181caa08a3so2201609a34.0 for ; Mon, 28 Oct 2024 01:27:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20230601.gappssmtp.com; s=20230601; t=1730104053; x=1730708853; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=JUnDdF1NqKOBG1QC1W/FMRUH7DBiKtvIz//4z8kfSg0=; b=uBdPpJS12QJVTMOARepckytuXfCLErVohp2e875ZR4IMmLrdlYMHxdMC/S6OrNosAP A+BSMwZL7F+cn8baEfj2ViVXijSzWf38eulEdMY/5owKxZo6PdjQNhVGXxfcB7Evy3LA NvnaHMLkRQi/n1XJqkxkfK40Pwj5OPiqBki3Usx6ddgm3+AyE4GqjO/jo9IK8I+Ah/xP yWYwysebzXxJNM4X5HyztVsBCbppkMLLqy+bsHHlYkcAUwkug2FQsTvFii5X+abl+8kR 5/VYNjC0nc2nzReZQHozURUpDIUNXfzor3fRlmGrQmFJSj8meEmwiO0xf+OQp1uxrPfZ 1iig== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1730104053; x=1730708853; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=JUnDdF1NqKOBG1QC1W/FMRUH7DBiKtvIz//4z8kfSg0=; b=iJggBSiRcT6bZiIMMd4t7DAN3C11l27oF9STc0Ik5oa9y6Y2c3JRGFJwWNWJuIN/B5 VNsE+V3SQsquPzFkkN/dJV51pj5azgCvqZquclLErYlNfSAuoqXdQQvkG4YLDaAiE48+ atXdNVD8LrqQz7W6ORWQynSQAnZVigEn18XNLi7L59Vevp9QDI/6T3qgReAbOONRMzU+ uV9+tunihMJWRCd0DkCWn83Vjdyq5mKhaNzgE1teTg96UDPjUyML/OU7YZhs+QQTIpet iVBCZuOwB3Al0k2W/H0cn80Pws4/aDFH7VR6RVrxNseJs5pKE2rnTQTjxFdbnCZs4+Me Me9Q== X-Forwarded-Encrypted: i=1; AJvYcCWGMv0lIyHFUzB6EkvZ+z2aXWywtdtc6QUupP51kJjaIWXHpbqI0HFXMkEj+10bCkvhInW8ONEON8//gB0=@vger.kernel.org X-Gm-Message-State: AOJu0YxXcTzZKnUm9znD3nH3LAZxG9A8mv4356VFffXCbUO+t68hcILm Ev2zl3pxqqJHVcPE2h51wmVKCgrHo2XM3qYocjlPscXFDaKZlYUIcuxJYem2Szo= X-Google-Smtp-Source: AGHT+IGPk4YXrutX/vs8AXtEdItCylcwMp3wJPOtQTv6GW7g//NaYI/dS10bOiYT0NqDk06ZhYnIQQ== X-Received: by 2002:a05:6870:1614:b0:277:7147:26ff with SMTP id 586e51a60fabf-29051d728ebmr4639045fac.35.1730104052900; Mon, 28 Oct 2024 01:27:32 -0700 (PDT) Received: from localhost.localdomain ([2a11:3:200::401b]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-7205791e451sm5195419b3a.24.2024.10.28.01.27.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 28 Oct 2024 01:27:32 -0700 (PDT) From: Guodong Xu To: Conor Dooley , Rob Herring , Krzysztof Kozlowski , Emil Renner Berthing , rafal@milecki.pl, Greg Kroah-Hartman Cc: Paul Walmsley , Palmer Dabbelt , Albert Ou , Neil Armstrong , Heiko Stuebner , Michael Zhu , Drew Fustini , Alexandru Stan , Daniel Schaefer , Sandie Cao , Yuning Liang , Huiming Qiu , Alex Elder , linux@frame.work, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, Guodong Xu , Emil Renner Berthing Subject: [PATCH v7 1/5] riscv: dts: starfive: jh7110-common: revised device node Date: Mon, 28 Oct 2024 16:25:49 +0800 Message-Id: <20241028082553.1989797-2-guodong@riscstar.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20241028082553.1989797-1-guodong@riscstar.com> References: <20241028082553.1989797-1-guodong@riscstar.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Earlier this year a new DTSI file was created to define common properties for the StarFive VisionFive 2 and Milk-V Mars boards, both of which use the StarFive JH7110 SoC. The Pine64 Star64 board has also been added since that time. Some of the nodes defined in "jh7110-common.dtsi" are enabled in that file because all of the boards including it "want" them enabled. An upcoming patch enables another JH7110 board, but for that board not all of these common nodes should be enabled. Prepare for supporting the new board by avoiding enabling these nodes in "jh7110-common.dtsi", and enable them instead in these files: jh7110-milkv-mars.dts jh7110-pine64-star64.dts jh7110-starfive-visionfive-2.dtsi Signed-off-by: Alex Elder Signed-off-by: Guodong Xu Reviewed-by: Emil Renner Berthing --- v7: Add Emil's Reviewed-by Fixed a typo in description v6: New patch .../boot/dts/starfive/jh7110-common.dtsi | 5 ----- .../boot/dts/starfive/jh7110-milkv-mars.dts | 17 ++++++++++++++++ .../dts/starfive/jh7110-pine64-star64.dts | 17 ++++++++++++++++ .../jh7110-starfive-visionfive-2.dtsi | 20 +++++++++++++++++++ 4 files changed, 54 insertions(+), 5 deletions(-) diff --git a/arch/riscv/boot/dts/starfive/jh7110-common.dtsi b/arch/riscv/b= oot/dts/starfive/jh7110-common.dtsi index c7771b3b6475..9e77f79ec162 100644 --- a/arch/riscv/boot/dts/starfive/jh7110-common.dtsi +++ b/arch/riscv/boot/dts/starfive/jh7110-common.dtsi @@ -176,7 +176,6 @@ csi2rx_to_camss: endpoint { &gmac0 { phy-handle =3D <&phy0>; phy-mode =3D "rgmii-id"; - status =3D "okay"; =20 mdio { #address-cells =3D <1>; @@ -196,7 +195,6 @@ &i2c0 { i2c-scl-falling-time-ns =3D <510>; pinctrl-names =3D "default"; pinctrl-0 =3D <&i2c0_pins>; - status =3D "okay"; }; =20 &i2c2 { @@ -311,7 +309,6 @@ &pcie1 { &pwmdac { pinctrl-names =3D "default"; pinctrl-0 =3D <&pwmdac_pins>; - status =3D "okay"; }; =20 &qspi { @@ -350,13 +347,11 @@ uboot@100000 { &pwm { pinctrl-names =3D "default"; pinctrl-0 =3D <&pwm_pins>; - status =3D "okay"; }; =20 &spi0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&spi0_pins>; - status =3D "okay"; =20 spi_dev0: spi@0 { compatible =3D "rohm,dh2228fv"; diff --git a/arch/riscv/boot/dts/starfive/jh7110-milkv-mars.dts b/arch/risc= v/boot/dts/starfive/jh7110-milkv-mars.dts index 5cb9e99e1dac..66ad3eb2fd66 100644 --- a/arch/riscv/boot/dts/starfive/jh7110-milkv-mars.dts +++ b/arch/riscv/boot/dts/starfive/jh7110-milkv-mars.dts @@ -15,6 +15,11 @@ &gmac0 { starfive,tx-use-rgmii-clk; assigned-clocks =3D <&aoncrg JH7110_AONCLK_GMAC0_TX>; assigned-clock-parents =3D <&aoncrg JH7110_AONCLK_GMAC0_RMII_RTX>; + status =3D "okay"; +}; + +&i2c0 { + status =3D "okay"; }; =20 &pcie0 { @@ -35,3 +40,15 @@ &phy0 { rx-internal-delay-ps =3D <1500>; tx-internal-delay-ps =3D <1500>; }; + +&pwm { + status =3D "okay"; +}; + +&pwmdac { + status =3D "okay"; +}; + +&spi0 { + status =3D "okay"; +}; diff --git a/arch/riscv/boot/dts/starfive/jh7110-pine64-star64.dts b/arch/r= iscv/boot/dts/starfive/jh7110-pine64-star64.dts index b720cdd15ed6..dbc8612b8464 100644 --- a/arch/riscv/boot/dts/starfive/jh7110-pine64-star64.dts +++ b/arch/riscv/boot/dts/starfive/jh7110-pine64-star64.dts @@ -18,6 +18,7 @@ &gmac0 { starfive,tx-use-rgmii-clk; assigned-clocks =3D <&aoncrg JH7110_AONCLK_GMAC0_TX>; assigned-clock-parents =3D <&aoncrg JH7110_AONCLK_GMAC0_RMII_RTX>; + status =3D "okay"; }; =20 &gmac1 { @@ -39,6 +40,10 @@ phy1: ethernet-phy@1 { }; }; =20 +&i2c0 { + status =3D "okay"; +}; + &pcie1 { status =3D "okay"; }; @@ -63,3 +68,15 @@ &phy1 { motorcomm,tx-clk-10-inverted; motorcomm,tx-clk-100-inverted; }; + +&pwm { + status =3D "okay"; +}; + +&pwmdac { + status =3D "okay"; +}; + +&spi0 { + status =3D "okay"; +}; diff --git a/arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2.dtsi= b/arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2.dtsi index 18f38fc790a4..ef93a394bb2f 100644 --- a/arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2.dtsi +++ b/arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2.dtsi @@ -13,6 +13,10 @@ aliases { }; }; =20 +&gmac0 { + status =3D "okay"; +}; + &gmac1 { phy-handle =3D <&phy1>; phy-mode =3D "rgmii-id"; @@ -29,6 +33,10 @@ phy1: ethernet-phy@1 { }; }; =20 +&i2c0 { + status =3D "okay"; +}; + &mmc0 { non-removable; }; @@ -40,3 +48,15 @@ &pcie0 { &pcie1 { status =3D "okay"; }; + +&pwm { + status =3D "okay"; +}; + +&pwmdac { + status =3D "okay"; +}; + +&spi0 { + status =3D "okay"; +}; --=20 2.34.1