From nobody Tue Nov 26 00:43:30 2024 Received: from mail-ed1-f48.google.com (mail-ed1-f48.google.com [209.85.208.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 40E00204941; Wed, 23 Oct 2024 22:37:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729723051; cv=none; b=sj3rHpl8pSKP+BP/XY25IFu9IGX6nFXH/2N7v8HpSg5mBc0n0lUNUVaNk6BAi5EqAGDu3CjgLmeRns+DIR3kj6U12L+3WxLs+VXD7+fy73nz4Qv9XgLGlRFv8g4xM4xywYfRRFIRtVoVXMxv9L/W1NA5t9Ye+Pv1KRZzh2XaazU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729723051; c=relaxed/simple; bh=TiIPfYt0RbveUi7nl+E5H8W22i+gt+I/IW+gTN3LGVI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=LZ5I3jQxiaryUPaE8zw32y+UuofuE/pJuQPvPj4yIlvBJI2Fpg1R+YaVrwBY4V4QYeHePL9KiOMZNduor8vXRb/LIKb/NyRojTJ6QN1lkXWDeYbFRqjvMPFvYEmrjKJpcmJGJHi3MmJxwUReoc1RoYvbxfZ1CdS5lr4WN1Pt30c= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=IJS1tCN7; arc=none smtp.client-ip=209.85.208.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="IJS1tCN7" Received: by mail-ed1-f48.google.com with SMTP id 4fb4d7f45d1cf-5c9404c0d50so275323a12.3; Wed, 23 Oct 2024 15:37:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1729723047; x=1730327847; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Ml4tZn5HyFNzt6Y4nPtF9skfxOEWkeIh9z2SY/9hfwo=; b=IJS1tCN7ct5Xq96k5k2v1Lg+DgzsPTnnppEI+mTYrN8xNiMd772xaWFUKn3e1ABaDk pFRTcOyc7PoiYiigZlWVHayZSf2yY0w/G3E4jj0OZEMUoSheKLB7b01tVgEXfy2w0qra uBjfG2FxU0UpaOAyPeh3J9ZGrGLB+LbhxSbIDrk8Os/OYGfiz3WFcCwy1Z+MaJLcMxBI Apt+M3KDJHqnf4O8mBcQVqGa5pjRXAjRUwTB3xzivYh/Jin6/ST5oADJXZiA63dfA2fN DtJiRl+mX5Lx9NyJA7rQgkOVszejtXmfSODhPkrqjTFUa7S4OkAUuS7gnRmse4MQ6HOw cc2A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1729723047; x=1730327847; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Ml4tZn5HyFNzt6Y4nPtF9skfxOEWkeIh9z2SY/9hfwo=; b=HHmvWt4NfOj+4+WLn1ZyAgNLRLL15Bzisce6Evece6PvX1d7ozo5xn5u7NiOaUGHf/ xoGPo5a0/1Di6cThzbtSeSJY6vEYXjaJcBnQ7D+6d9AODOlfazYhjG6Siz0GTseGfhgf VIfgspjwV5B8ueky6RENB0K7X3erjIjW3A9QrPGqEBReocAm4om7J8QK2DLc04qnDkNC 40R0LZ/HTrfIOBFoc6Uba7Y9lczc47tRFMlvTVB7cSBsGRdJdw1V/gpcKfoWy8pnBnbc e+XIwIPgLKv0heCk6nbKJhPKa/VPzk2x/4HSXlvUI+e4XBicJAhrAbJEHRCFVaiaAaxm Z5mg== X-Forwarded-Encrypted: i=1; AJvYcCUP3Wlpch/o/J3JrZaXe0RQc2x8JEqB1EclSnYe1K18vu+b7CoSkAw3i7z30TY5hiwJgGuajFaCatnK@vger.kernel.org, AJvYcCV8wh7m4tgjfOQde5ZfDQTGRGxdZ3llvn01hUOZSsTxG2JwBIIe+o8Iiq0J967rjSGGm4cuxk7plOnCK+J5KGvBsFE=@vger.kernel.org, AJvYcCVUBdVR67wLJp9LmHo3LMBABhrKe8w+98Pw75Q/aaCaDV6/c5z+DVGVhzA5/Ot7VjrGYM+1TCzgo+Ed+kYC@vger.kernel.org X-Gm-Message-State: AOJu0YwXdMpEL/zB1VC4+2cwlgECVrmPhUO3wG3xkgXMHAuILXQxeQIg mTpPDUIyEpRjp1V4qGCl5NkdJ9DpnqAo5MjaZp6Ri+rYhvkjMQYh X-Google-Smtp-Source: AGHT+IG0mGC3boq+yTYuzDWOTAPZG8zjt7VmG0RpKlJyko8TFMCPKrosNA9CRKTqttYLcKKQeTeHdg== X-Received: by 2002:a05:6402:51d1:b0:5c5:b90a:5b78 with SMTP id 4fb4d7f45d1cf-5cb8ac6369cmr3977928a12.5.1729723047434; Wed, 23 Oct 2024 15:37:27 -0700 (PDT) Received: from [192.168.122.1] (93-190-140-122.hosted-by-worldstream.net. [93.190.140.122]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-5cb6696b4easm4907816a12.12.2024.10.23.15.37.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 23 Oct 2024 15:37:27 -0700 (PDT) From: Markuss Broks Date: Thu, 24 Oct 2024 01:36:41 +0300 Subject: [PATCH 10/12] pinctrl: samsung: Add Exynos9810 SoC specific data Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241024-exynos9810-v1-10-ed14d0d60d08@gmail.com> References: <20241024-exynos9810-v1-0-ed14d0d60d08@gmail.com> In-Reply-To: <20241024-exynos9810-v1-0-ed14d0d60d08@gmail.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Lorenzo Pieralisi , Alim Akhtar , Sylwester Nawrocki , Linus Walleij , Tomasz Figa , Will Deacon , Mark Rutland Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, Ivaylo Ivanov , Markuss Broks , Maksym Holovach X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1729723025; l=9443; i=markuss.broks@gmail.com; s=20241024; h=from:subject:message-id; bh=TiIPfYt0RbveUi7nl+E5H8W22i+gt+I/IW+gTN3LGVI=; b=ys8MFnZ47aYyWibdD8vyNhiwzfo6GJsmFHH20zw/a2X4b0ROVXgiywHp54YMkmloTSnA0m4GO yF/2tcu80qiCaMA67AdrXUwIY0/pEjLfKtWNBjsnhXnHHiooLtbRLjH X-Developer-Key: i=markuss.broks@gmail.com; a=ed25519; pk=p3Bh4oPpeCrTpffJvGch5WsWNikteWHJ+4LBICPbZg0= Add Samsung Exynos9810 SoC specific data to enable pinctrl support for platforms based on Exynos9810. Co-authored-by: Maksym Holovach Signed-off-by: Markuss Broks --- drivers/pinctrl/samsung/pinctrl-exynos-arm64.c | 154 +++++++++++++++++++++= ++++ drivers/pinctrl/samsung/pinctrl-samsung.c | 2 + drivers/pinctrl/samsung/pinctrl-samsung.h | 1 + 3 files changed, 157 insertions(+) diff --git a/drivers/pinctrl/samsung/pinctrl-exynos-arm64.c b/drivers/pinct= rl/samsung/pinctrl-exynos-arm64.c index f07c26d374425505019447161150929f7677f91d..3ea7106ce5eae3c21f11790b5a4= 0037042c1d407 100644 --- a/drivers/pinctrl/samsung/pinctrl-exynos-arm64.c +++ b/drivers/pinctrl/samsung/pinctrl-exynos-arm64.c @@ -767,6 +767,160 @@ const struct samsung_pinctrl_of_match_data exynos990_= of_data __initconst =3D { .num_ctrl =3D ARRAY_SIZE(exynos990_pin_ctrl), }; =20 +/* pin banks of exynos9810 pin-controller 0 (ALIVE) */ +static const struct samsung_pin_bank_data exynos9810_pin_banks0[] __initco= nst =3D { + EXYNOS850_PIN_BANK_EINTN(6, 0x000, "etc1"), + EXYNOS850_PIN_BANK_EINTW(8, 0x020, "gpa0", 0x00), + EXYNOS850_PIN_BANK_EINTW(8, 0x040, "gpa1", 0x04), + EXYNOS850_PIN_BANK_EINTW(8, 0x060, "gpa2", 0x08), + EXYNOS850_PIN_BANK_EINTW(8, 0x080, "gpa3", 0x0c), + EXYNOS850_PIN_BANK_EINTN(6, 0x0A0, "gpq0"), + EXYNOS850_PIN_BANK_EINTW(2, 0x0C0, "gpa4", 0x10), +}; + +/* pin banks of exynos9810 pin-controller 1 (AUD) */ +static const struct samsung_pin_bank_data exynos9810_pin_banks1[] __initco= nst =3D { + EXYNOS850_PIN_BANK_EINTG(5, 0x000, "gpb0", 0x00), + EXYNOS850_PIN_BANK_EINTG(8, 0x020, "gpb1", 0x04), + EXYNOS850_PIN_BANK_EINTG(4, 0x040, "gpb2", 0x08), +}; + +/* pin banks of exynos9810 pin-controller 2 (CHUB) */ +static const struct samsung_pin_bank_data exynos9810_pin_banks2[] __initco= nst =3D { + EXYNOS850_PIN_BANK_EINTG(8, 0x000, "gph0", 0x00), + EXYNOS850_PIN_BANK_EINTG(5, 0x020, "gph1", 0x04), +}; + +/* pin banks of exynos9810 pin-controller 3 (CMGP) */ +static const struct samsung_pin_bank_data exynos9810_pin_banks3[] __initco= nst =3D { + EXYNOS850_PIN_BANK_EINTW(1, 0x000, "gpm0", 0x00), + EXYNOS850_PIN_BANK_EINTW(1, 0x020, "gpm1", 0x04), + EXYNOS850_PIN_BANK_EINTW(1, 0x040, "gpm2", 0x08), + EXYNOS850_PIN_BANK_EINTW(1, 0x060, "gpm3", 0x0C), + EXYNOS850_PIN_BANK_EINTW(1, 0x080, "gpm4", 0x10), + EXYNOS850_PIN_BANK_EINTW(1, 0x0A0, "gpm5", 0x14), + EXYNOS850_PIN_BANK_EINTW(1, 0x0C0, "gpm6", 0x18), + EXYNOS850_PIN_BANK_EINTW(1, 0x0E0, "gpm7", 0x1C), + EXYNOS850_PIN_BANK_EINTW(1, 0x100, "gpm10", 0x20), + EXYNOS850_PIN_BANK_EINTW(1, 0x120, "gpm11", 0x24), + EXYNOS850_PIN_BANK_EINTW(1, 0x140, "gpm12", 0x28), + EXYNOS850_PIN_BANK_EINTW(1, 0x160, "gpm13", 0x2C), + EXYNOS850_PIN_BANK_EINTW(1, 0x180, "gpm14", 0x30), + EXYNOS850_PIN_BANK_EINTW(1, 0x1A0, "gpm15", 0x34), + EXYNOS850_PIN_BANK_EINTW(1, 0x1C0, "gpm16", 0x38), + EXYNOS850_PIN_BANK_EINTW(1, 0x1E0, "gpm17", 0x3C), + EXYNOS850_PIN_BANK_EINTW(1, 0x200, "gpm40", 0x40), + EXYNOS850_PIN_BANK_EINTW(1, 0x220, "gpm41", 0x44), + EXYNOS850_PIN_BANK_EINTW(1, 0x240, "gpm42", 0x48), + EXYNOS850_PIN_BANK_EINTW(1, 0x260, "gpm43", 0x4C), +}; + +/* pin banks of exynos9810 pin-controller 4 (FSYS0) */ +static const struct samsung_pin_bank_data exynos9810_pin_banks4[] __initco= nst =3D { + EXYNOS850_PIN_BANK_EINTG(2, 0x000, "gpf0", 0x00), +}; + +/* pin banks of exynos9810 pin-controller 5 (FSYS1) */ +static const struct samsung_pin_bank_data exynos9810_pin_banks5[] __initco= nst =3D { + EXYNOS850_PIN_BANK_EINTG(7, 0x000, "gpf1", 0x00), + EXYNOS850_PIN_BANK_EINTG(6, 0x020, "gpf2", 0x04), +}; + +/* pin banks of exynos9810 pin-controller 6 (PERIC0) */ +static const struct samsung_pin_bank_data exynos9810_pin_banks6[] __initco= nst =3D { + EXYNOS850_PIN_BANK_EINTG(8, 0x000, "gpp0", 0x00), + EXYNOS850_PIN_BANK_EINTG(8, 0x020, "gpp1", 0x04), + EXYNOS850_PIN_BANK_EINTG(8, 0x040, "gpp2", 0x08), + EXYNOS850_PIN_BANK_EINTG(4, 0x060, "gpp3", 0x0C), + EXYNOS850_PIN_BANK_EINTG(8, 0x080, "gpg0", 0x10), + EXYNOS850_PIN_BANK_EINTG(8, 0x0A0, "gpg1", 0x14), + EXYNOS850_PIN_BANK_EINTG(8, 0x0C0, "gpg2", 0x18), +}; + +/* pin banks of exynos9810 pin-controller 7 (PERIC1) */ +static const struct samsung_pin_bank_data exynos9810_pin_banks7[] __initco= nst =3D { + EXYNOS850_PIN_BANK_EINTG(8, 0x000, "gpp4", 0x00), + EXYNOS850_PIN_BANK_EINTG(8, 0x020, "gpp5", 0x04), + EXYNOS850_PIN_BANK_EINTG(4, 0x040, "gpp6", 0x08), + EXYNOS850_PIN_BANK_EINTG(8, 0x060, "gpc0", 0x0C), + EXYNOS850_PIN_BANK_EINTG(8, 0x080, "gpc1", 0x10), + EXYNOS850_PIN_BANK_EINTG(4, 0x0A0, "gpd0", 0x14), + EXYNOS850_PIN_BANK_EINTG(7, 0x0C0, "gpg3", 0x18), +}; + +/* pin banks of exynos9810 pin-controller 8 (VTS) */ +static const struct samsung_pin_bank_data exynos9810_pin_banks8[] __initco= nst =3D { + EXYNOS850_PIN_BANK_EINTG(3, 0x000, "gpt0", 0x00), +}; + +static const struct samsung_pin_ctrl exynos9810_pin_ctrl[] __initconst =3D= { + { + /* pin-controller instance 0 ALIVE data */ + .pin_banks =3D exynos9810_pin_banks0, + .nr_banks =3D ARRAY_SIZE(exynos9810_pin_banks0), + .eint_wkup_init =3D exynos_eint_wkup_init, + .eint_gpio_init =3D exynos_eint_gpio_init, + .suspend =3D exynos_pinctrl_suspend, + .resume =3D exynos_pinctrl_resume, + }, { + /* pin-controller instance 1 AUD data */ + .pin_banks =3D exynos9810_pin_banks1, + .nr_banks =3D ARRAY_SIZE(exynos9810_pin_banks1), + }, { + /* pin-controller instance 2 CHUB data */ + .pin_banks =3D exynos9810_pin_banks2, + .nr_banks =3D ARRAY_SIZE(exynos9810_pin_banks2), + .eint_gpio_init =3D exynos_eint_gpio_init, + .suspend =3D exynos_pinctrl_suspend, + .resume =3D exynos_pinctrl_resume, + }, { + /* pin-controller instance 3 CMGP data */ + .pin_banks =3D exynos9810_pin_banks3, + .nr_banks =3D ARRAY_SIZE(exynos9810_pin_banks3), + .eint_wkup_init =3D exynos_eint_wkup_init, + .eint_gpio_init =3D exynos_eint_gpio_init, + .suspend =3D exynos_pinctrl_suspend, + .resume =3D exynos_pinctrl_resume, + }, { + /* pin-controller instance 4 FSYS0 data */ + .pin_banks =3D exynos9810_pin_banks4, + .nr_banks =3D ARRAY_SIZE(exynos9810_pin_banks4), + .eint_gpio_init =3D exynos_eint_gpio_init, + .suspend =3D exynos_pinctrl_suspend, + .resume =3D exynos_pinctrl_resume, + }, { + /* pin-controller instance 5 FSYS1 data */ + .pin_banks =3D exynos9810_pin_banks5, + .nr_banks =3D ARRAY_SIZE(exynos9810_pin_banks5), + .eint_gpio_init =3D exynos_eint_gpio_init, + .suspend =3D exynos_pinctrl_suspend, + .resume =3D exynos_pinctrl_resume, + }, { + /* pin-controller instance 6 PERIC0 data */ + .pin_banks =3D exynos9810_pin_banks6, + .nr_banks =3D ARRAY_SIZE(exynos9810_pin_banks6), + .eint_gpio_init =3D exynos_eint_gpio_init, + .suspend =3D exynos_pinctrl_suspend, + .resume =3D exynos_pinctrl_resume, + }, { + /* pin-controller instance 7 PERIC1 data */ + .pin_banks =3D exynos9810_pin_banks7, + .nr_banks =3D ARRAY_SIZE(exynos9810_pin_banks7), + .eint_gpio_init =3D exynos_eint_gpio_init, + .suspend =3D exynos_pinctrl_suspend, + .resume =3D exynos_pinctrl_resume, + }, { + /* pin-controller instance 8 VTS data */ + .pin_banks =3D exynos9810_pin_banks8, + .nr_banks =3D ARRAY_SIZE(exynos9810_pin_banks8), + }, +}; + +const struct samsung_pinctrl_of_match_data exynos9810_of_data __initconst = =3D { + .ctrl =3D exynos9810_pin_ctrl, + .num_ctrl =3D ARRAY_SIZE(exynos9810_pin_ctrl), +}; + /* pin banks of exynosautov9 pin-controller 0 (ALIVE) */ static const struct samsung_pin_bank_data exynosautov9_pin_banks0[] __init= const =3D { EXYNOS850_PIN_BANK_EINTW(8, 0x000, "gpa0", 0x00), diff --git a/drivers/pinctrl/samsung/pinctrl-samsung.c b/drivers/pinctrl/sa= msung/pinctrl-samsung.c index 42e40860841bcc94e3c11bf313df792da10ab00b..bbedd980ec67234aad847b757f4= 0af5002b11ebb 100644 --- a/drivers/pinctrl/samsung/pinctrl-samsung.c +++ b/drivers/pinctrl/samsung/pinctrl-samsung.c @@ -1479,6 +1479,8 @@ static const struct of_device_id samsung_pinctrl_dt_m= atch[] =3D { .data =3D &exynos850_of_data }, { .compatible =3D "samsung,exynos8895-pinctrl", .data =3D &exynos8895_of_data }, + { .compatible =3D "samsung,exynos9810-pinctrl", + .data =3D &exynos9810_of_data }, { .compatible =3D "samsung,exynos990-pinctrl", .data =3D &exynos990_of_data }, { .compatible =3D "samsung,exynosautov9-pinctrl", diff --git a/drivers/pinctrl/samsung/pinctrl-samsung.h b/drivers/pinctrl/sa= msung/pinctrl-samsung.h index 615048f945243d4173d40142f1e62c8aeefe5b7e..bb0689d52ea0b4392714fa9bcdc= bae8d253c73a1 100644 --- a/drivers/pinctrl/samsung/pinctrl-samsung.h +++ b/drivers/pinctrl/samsung/pinctrl-samsung.h @@ -385,6 +385,7 @@ extern const struct samsung_pinctrl_of_match_data exyno= s7_of_data; extern const struct samsung_pinctrl_of_match_data exynos7885_of_data; extern const struct samsung_pinctrl_of_match_data exynos850_of_data; extern const struct samsung_pinctrl_of_match_data exynos8895_of_data; +extern const struct samsung_pinctrl_of_match_data exynos9810_of_data; extern const struct samsung_pinctrl_of_match_data exynos990_of_data; extern const struct samsung_pinctrl_of_match_data exynosautov9_of_data; extern const struct samsung_pinctrl_of_match_data exynosautov920_of_data; --=20 2.46.2