From nobody Mon Nov 25 23:47:23 2024 Received: from lelv0143.ext.ti.com (lelv0143.ext.ti.com [198.47.23.248]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 27B7F1A2C32; Wed, 23 Oct 2024 10:45:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.23.248 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729680348; cv=none; b=e75CDGkOibcrSAd4ZAGQTS48JbH8AStJADZQ/Xdt4StbpRSbjKQOX3dOpMyR9AwpxNeJ0DMX68KSTCFph3zo2TV1reFNuGckImGaRn7lGV+wMsHdvItteT+BpG7WFQv20ZVRpDLZQo6qpLct3h6Hkz/I3mdzj4mq8rfBis086nw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729680348; c=relaxed/simple; bh=cJVOt74sNb01DhUopwpGUA033B9IocyLF3+OC8ejuaI=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=CLkdkIee3pC1TqUkirfjm2qMBKAzM+Pr4maKc//zaIe54MEb9vG4MepcRhhCo89/TN3q2NWlAHJ439wi2UB9eob3OeR0v93lG0Rw06/SE+0MxDmRbu4jnBCu9hJfskDX0LeijUeqW7bMoojJ5gjUTeupe7sBylSEFQHCi6j/D9U= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=pSnSvYJ4; arc=none smtp.client-ip=198.47.23.248 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="pSnSvYJ4" Received: from lelv0265.itg.ti.com ([10.180.67.224]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 49NAjeBB102038; Wed, 23 Oct 2024 05:45:40 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1729680340; bh=g8XkaaTwVn1pEtca7T5QpBmMyz/VvqvE0668l+CnlLk=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=pSnSvYJ47q+HYXyrV+fazk6L51oO6WbCtDKNeLq5UKKA/2ZrV8UeJG58qKCxVBpxP gCtf+6VTSqMIJA7eIEc43maX+o3VcA8mPO4i3Wb6/RQXx/TxUfyg2SM55a0UgKVHMK MO8KSbHNTranwBCCm4lMo5BLUB91lr4g32TaxjUc= Received: from DFLE103.ent.ti.com (dfle103.ent.ti.com [10.64.6.24]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 49NAje0a031226 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 23 Oct 2024 05:45:40 -0500 Received: from DFLE101.ent.ti.com (10.64.6.22) by DFLE103.ent.ti.com (10.64.6.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Wed, 23 Oct 2024 05:45:40 -0500 Received: from lelvsmtp5.itg.ti.com (10.180.75.250) by DFLE101.ent.ti.com (10.64.6.22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Wed, 23 Oct 2024 05:45:39 -0500 Received: from a-dutta.dhcp.ti.com (a-dutta.dhcp.ti.com [10.24.68.112]) by lelvsmtp5.itg.ti.com (8.15.2/8.15.2) with ESMTP id 49NAjW1s014331; Wed, 23 Oct 2024 05:45:37 -0500 From: Anurag Dutta To: , , , , , , , CC: , , , Subject: [PATCH 1/4] arm64: dts: ti: k3-j7200: Fix clock ids for MCSPI instances Date: Wed, 23 Oct 2024 16:15:29 +0530 Message-ID: <20241023104532.3438851-2-a-dutta@ti.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20241023104532.3438851-1-a-dutta@ti.com> References: <20241023104532.3438851-1-a-dutta@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-C2ProcessedOrg: 333ef613-75bf-4e12-a4b1-8e3623f5dcea Content-Type: text/plain; charset="utf-8" The clock IDs for multiple MCSPI instances across wakeup as well as main domain in J7200 are incorrect when compared with documentation [1]. This results in kernel crashes when the said instances are enabled. Fix the clock ids to their appropriate values. [1]https://software-dl.ti.com/tisci/esd/latest/5_soc_doc/j7200/clocks.html Fixes: 8f6c475f4ca7 ("arm64: dts: ti: k3-j7200: Add MCSPI nodes") Signed-off-by: Anurag Dutta Reviewed-by: Aniket Limaye --- arch/arm64/boot/dts/ti/k3-j7200-main.dtsi | 16 ++++++++-------- arch/arm64/boot/dts/ti/k3-j7200-mcu-wakeup.dtsi | 6 +++--- 2 files changed, 11 insertions(+), 11 deletions(-) diff --git a/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi b/arch/arm64/boot/dt= s/ti/k3-j7200-main.dtsi index 9386bf3ef9f6..ee953c0bf11f 100644 --- a/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi @@ -1145,7 +1145,7 @@ main_spi0: spi@2100000 { #address-cells =3D <1>; #size-cells =3D <0>; power-domains =3D <&k3_pds 266 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 266 1>; + clocks =3D <&k3_clks 266 4>; status =3D "disabled"; }; =20 @@ -1156,7 +1156,7 @@ main_spi1: spi@2110000 { #address-cells =3D <1>; #size-cells =3D <0>; power-domains =3D <&k3_pds 267 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 267 1>; + clocks =3D <&k3_clks 267 4>; status =3D "disabled"; }; =20 @@ -1167,7 +1167,7 @@ main_spi2: spi@2120000 { #address-cells =3D <1>; #size-cells =3D <0>; power-domains =3D <&k3_pds 268 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 268 1>; + clocks =3D <&k3_clks 268 4>; status =3D "disabled"; }; =20 @@ -1178,7 +1178,7 @@ main_spi3: spi@2130000 { #address-cells =3D <1>; #size-cells =3D <0>; power-domains =3D <&k3_pds 269 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 269 1>; + clocks =3D <&k3_clks 269 4>; status =3D "disabled"; }; =20 @@ -1189,7 +1189,7 @@ main_spi4: spi@2140000 { #address-cells =3D <1>; #size-cells =3D <0>; power-domains =3D <&k3_pds 270 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 270 1>; + clocks =3D <&k3_clks 270 2>; status =3D "disabled"; }; =20 @@ -1200,7 +1200,7 @@ main_spi5: spi@2150000 { #address-cells =3D <1>; #size-cells =3D <0>; power-domains =3D <&k3_pds 271 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 271 1>; + clocks =3D <&k3_clks 271 4>; status =3D "disabled"; }; =20 @@ -1211,7 +1211,7 @@ main_spi6: spi@2160000 { #address-cells =3D <1>; #size-cells =3D <0>; power-domains =3D <&k3_pds 272 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 272 1>; + clocks =3D <&k3_clks 272 4>; status =3D "disabled"; }; =20 @@ -1222,7 +1222,7 @@ main_spi7: spi@2170000 { #address-cells =3D <1>; #size-cells =3D <0>; power-domains =3D <&k3_pds 273 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 273 1>; + clocks =3D <&k3_clks 273 4>; status =3D "disabled"; }; =20 diff --git a/arch/arm64/boot/dts/ti/k3-j7200-mcu-wakeup.dtsi b/arch/arm64/b= oot/dts/ti/k3-j7200-mcu-wakeup.dtsi index 5097d192c2b2..b18b2f2deb96 100644 --- a/arch/arm64/boot/dts/ti/k3-j7200-mcu-wakeup.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j7200-mcu-wakeup.dtsi @@ -494,7 +494,7 @@ mcu_spi0: spi@40300000 { #address-cells =3D <1>; #size-cells =3D <0>; power-domains =3D <&k3_pds 274 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 274 0>; + clocks =3D <&k3_clks 274 4>; status =3D "disabled"; }; =20 @@ -505,7 +505,7 @@ mcu_spi1: spi@40310000 { #address-cells =3D <1>; #size-cells =3D <0>; power-domains =3D <&k3_pds 275 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 275 0>; + clocks =3D <&k3_clks 275 4>; status =3D "disabled"; }; =20 @@ -516,7 +516,7 @@ mcu_spi2: spi@40320000 { #address-cells =3D <1>; #size-cells =3D <0>; power-domains =3D <&k3_pds 276 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 276 0>; + clocks =3D <&k3_clks 276 2>; status =3D "disabled"; }; =20 --=20 2.34.1 From nobody Mon Nov 25 23:47:23 2024 Received: from fllv0016.ext.ti.com (fllv0016.ext.ti.com [198.47.19.142]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 084071A7274; Wed, 23 Oct 2024 10:45:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.19.142 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729680351; cv=none; b=RR38Q89lrBisJVYY37QreZ3WkCssKcTya1Hs1DobAj8KZ1+1KEtP4ngDg5myILVIs/BIi7D7KEKVoShAA1hTO+SoNE8ME4A5ybhy29vx0oyYppKQzPtW5bYfURBTzVLFM131K2LUr1kl3KG3sfSgNhbEn8SPI+k4CCyU16MWpQ8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729680351; c=relaxed/simple; bh=PhzVcqIXrRtfzEfTRWHjEdYVRtM/MGRjgIiLB9CRgd8=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=BOa8SH9W5gnS0aPV60QwBz+ogBqY0UJaF5heIjucckD3aaONm0zc4IPtLe9DAZR5M6xwrhDv+plaf1FT9DWJrrvqiUMDbf+x89+I44vxG3oKcE3Efiv76PbvkXrE20wiW4yt99OsweW3GXDZAqC02c9vcWrHtd+1S1jx987J854= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=NltPLOWU; arc=none smtp.client-ip=198.47.19.142 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="NltPLOWU" Received: from fllv0034.itg.ti.com ([10.64.40.246]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 49NAjhnq090780; Wed, 23 Oct 2024 05:45:43 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1729680343; bh=0k7uaQxG1LTm56cE+IJh+eSfRTjl3w2u+gPAkiNBwXg=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=NltPLOWUJT/yjjvPaBevPYwItHapP1u9XrQa/sFfScVUnkg1zOR+hijADwfWp206h R2JPlZAf8aRWF5VykRRKslQ65koAwEMOVm2a/KZFanVpO+rbSZob8mYyMQzGBzMQaZ S1QDPoQ7hUBN5BAww2hpog5BDFeLcBp0PW99Zzoo= Received: from DFLE115.ent.ti.com (dfle115.ent.ti.com [10.64.6.36]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 49NAjhHv082185 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 23 Oct 2024 05:45:43 -0500 Received: from DFLE112.ent.ti.com (10.64.6.33) by DFLE115.ent.ti.com (10.64.6.36) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Wed, 23 Oct 2024 05:45:43 -0500 Received: from lelvsmtp5.itg.ti.com (10.180.75.250) by DFLE112.ent.ti.com (10.64.6.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Wed, 23 Oct 2024 05:45:43 -0500 Received: from a-dutta.dhcp.ti.com (a-dutta.dhcp.ti.com [10.24.68.112]) by lelvsmtp5.itg.ti.com (8.15.2/8.15.2) with ESMTP id 49NAjW1t014331; Wed, 23 Oct 2024 05:45:40 -0500 From: Anurag Dutta To: , , , , , , , CC: , , , Subject: [PATCH 2/4] arm64: dts: ti: k3-j721e: Fix clock IDs for MCSPI instances Date: Wed, 23 Oct 2024 16:15:30 +0530 Message-ID: <20241023104532.3438851-3-a-dutta@ti.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20241023104532.3438851-1-a-dutta@ti.com> References: <20241023104532.3438851-1-a-dutta@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-C2ProcessedOrg: 333ef613-75bf-4e12-a4b1-8e3623f5dcea Content-Type: text/plain; charset="utf-8" The clock IDs for multiple MCSPI instances across wakeup domain in J721e are incorrect when compared with documentation [1]. Fix the clock ids to their appropriate values. [1]https://software-dl.ti.com/tisci/esd/latest/5_soc_doc/j721e/clocks.html Fixes: 76aa309f9fa7 ("arm64: dts: ti: k3-j721e: Add MCSPI nodes") Signed-off-by: Anurag Dutta --- arch/arm64/boot/dts/ti/k3-j721e-mcu-wakeup.dtsi | 6 +++--- 1 file changed, 3 insertions(+), 3 deletions(-) diff --git a/arch/arm64/boot/dts/ti/k3-j721e-mcu-wakeup.dtsi b/arch/arm64/b= oot/dts/ti/k3-j721e-mcu-wakeup.dtsi index 3731ffb4a5c9..6f5c1401ebd6 100644 --- a/arch/arm64/boot/dts/ti/k3-j721e-mcu-wakeup.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j721e-mcu-wakeup.dtsi @@ -654,7 +654,7 @@ mcu_spi0: spi@40300000 { #address-cells =3D <1>; #size-cells =3D <0>; power-domains =3D <&k3_pds 274 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 274 0>; + clocks =3D <&k3_clks 274 1>; status =3D "disabled"; }; =20 @@ -665,7 +665,7 @@ mcu_spi1: spi@40310000 { #address-cells =3D <1>; #size-cells =3D <0>; power-domains =3D <&k3_pds 275 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 275 0>; + clocks =3D <&k3_clks 275 1>; status =3D "disabled"; }; =20 @@ -676,7 +676,7 @@ mcu_spi2: spi@40320000 { #address-cells =3D <1>; #size-cells =3D <0>; power-domains =3D <&k3_pds 276 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 276 0>; + clocks =3D <&k3_clks 276 1>; status =3D "disabled"; }; =20 --=20 2.34.1 From nobody Mon Nov 25 23:47:23 2024 Received: from fllv0015.ext.ti.com (fllv0015.ext.ti.com [198.47.19.141]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 36C9A1A7AF7; Wed, 23 Oct 2024 10:45:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.19.141 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729680354; cv=none; b=TnB8L1yC0Pol3P7e8c0z3i4y5sm5Izx7hbQoCoXKyc52l65mLNX0m+Q2RRkF52hQpMPFuFvsR9a7rUgNA2jvJ2m7fVMQFnAfL/0z9diS1SHMfMT+XpDkrC5DcHKGT9KyJfx51EMVJ6yRLmqnCKuDfOxQuOIlkHAF5WOYeA4Jk0k= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729680354; c=relaxed/simple; bh=H0CuuWoSOyvMZpuMuKTm93lJ7LdNqAgFJ1MBdhEJoEc=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=TG912Nm55gZuFp1qgcPEWVdDeSee4q+F8os1BPTtpShGqV0W6h9BokW2YjMDJ3w5gUmD9giWKukW4OixyqyLe9Csfjtk/CHSKInY4oNhCYfPdH62YwrdbMnyJVDh9w44wMfRW476LaMMB41chyHfQYkSK4zYNY8oUxPs6rDgIO0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=MzJ9nsfQ; arc=none smtp.client-ip=198.47.19.141 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="MzJ9nsfQ" Received: from lelv0266.itg.ti.com ([10.180.67.225]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 49NAjlkJ117708; Wed, 23 Oct 2024 05:45:47 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1729680347; bh=6hBWX1Y33xzdpSsqxwD6CudWj4cUUDqJMHtctcCXvks=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=MzJ9nsfQyWCeOWsNpkPHGUwBGtArJjkDI7Q4rJbEFCpLgnb4tP0cFjxGM4b/MeZtQ BXpsePLy2rNyqNcJnNvHu7hw2wRJzo2oa1HVWiusNfOO+u7XUh6OzjHDBf9g1DOAtH bpDlwO+IJXDvgn0VrJTgLOzYnij/895JRObqTAnk= Received: from DLEE114.ent.ti.com (dlee114.ent.ti.com [157.170.170.25]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTP id 49NAjl3A036410; Wed, 23 Oct 2024 05:45:47 -0500 Received: from DLEE104.ent.ti.com (157.170.170.34) by DLEE114.ent.ti.com (157.170.170.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Wed, 23 Oct 2024 05:45:47 -0500 Received: from lelvsmtp5.itg.ti.com (10.180.75.250) by DLEE104.ent.ti.com (157.170.170.34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Wed, 23 Oct 2024 05:45:47 -0500 Received: from a-dutta.dhcp.ti.com (a-dutta.dhcp.ti.com [10.24.68.112]) by lelvsmtp5.itg.ti.com (8.15.2/8.15.2) with ESMTP id 49NAjW1u014331; Wed, 23 Oct 2024 05:45:44 -0500 From: Anurag Dutta To: , , , , , , , CC: , , , Subject: [PATCH 3/4] arm64: dts: ti: k3-j721s2: Fix clock IDs for MCSPI instances Date: Wed, 23 Oct 2024 16:15:31 +0530 Message-ID: <20241023104532.3438851-4-a-dutta@ti.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20241023104532.3438851-1-a-dutta@ti.com> References: <20241023104532.3438851-1-a-dutta@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-C2ProcessedOrg: 333ef613-75bf-4e12-a4b1-8e3623f5dcea Content-Type: text/plain; charset="utf-8" The clock IDs for multiple MCSPI instances across wakeup domain in J721s2 are incorrect when compared with documentation [1]. Fix the clock IDs to their appropriate values. [1]https://software-dl.ti.com/tisci/esd/latest/5_soc_doc/j721s2/clocks.html Fixes: 04d7cb647b85 ("arm64: dts: ti: k3-j721s2: Add MCSPI nodes") Signed-off-by: Anurag Dutta --- arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi | 16 ++++++++-------- arch/arm64/boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi | 6 +++--- 2 files changed, 11 insertions(+), 11 deletions(-) diff --git a/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi b/arch/arm64/boot/d= ts/ti/k3-j721s2-main.dtsi index 9ed6949b40e9..fae534b5c8a4 100644 --- a/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi @@ -1708,7 +1708,7 @@ main_spi0: spi@2100000 { #address-cells =3D <1>; #size-cells =3D <0>; power-domains =3D <&k3_pds 339 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 339 1>; + clocks =3D <&k3_clks 339 2>; status =3D "disabled"; }; =20 @@ -1719,7 +1719,7 @@ main_spi1: spi@2110000 { #address-cells =3D <1>; #size-cells =3D <0>; power-domains =3D <&k3_pds 340 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 340 1>; + clocks =3D <&k3_clks 340 2>; status =3D "disabled"; }; =20 @@ -1730,7 +1730,7 @@ main_spi2: spi@2120000 { #address-cells =3D <1>; #size-cells =3D <0>; power-domains =3D <&k3_pds 341 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 341 1>; + clocks =3D <&k3_clks 341 2>; status =3D "disabled"; }; =20 @@ -1741,7 +1741,7 @@ main_spi3: spi@2130000 { #address-cells =3D <1>; #size-cells =3D <0>; power-domains =3D <&k3_pds 342 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 342 1>; + clocks =3D <&k3_clks 342 2>; status =3D "disabled"; }; =20 @@ -1752,7 +1752,7 @@ main_spi4: spi@2140000 { #address-cells =3D <1>; #size-cells =3D <0>; power-domains =3D <&k3_pds 343 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 343 1>; + clocks =3D <&k3_clks 343 2>; status =3D "disabled"; }; =20 @@ -1763,7 +1763,7 @@ main_spi5: spi@2150000 { #address-cells =3D <1>; #size-cells =3D <0>; power-domains =3D <&k3_pds 344 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 344 1>; + clocks =3D <&k3_clks 344 2>; status =3D "disabled"; }; =20 @@ -1774,7 +1774,7 @@ main_spi6: spi@2160000 { #address-cells =3D <1>; #size-cells =3D <0>; power-domains =3D <&k3_pds 345 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 345 1>; + clocks =3D <&k3_clks 345 2>; status =3D "disabled"; }; =20 @@ -1785,7 +1785,7 @@ main_spi7: spi@2170000 { #address-cells =3D <1>; #size-cells =3D <0>; power-domains =3D <&k3_pds 346 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 346 1>; + clocks =3D <&k3_clks 346 2>; status =3D "disabled"; }; =20 diff --git a/arch/arm64/boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi b/arch/arm64/= boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi index 9d96b19d0e7c..8232d308c23c 100644 --- a/arch/arm64/boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi @@ -425,7 +425,7 @@ mcu_spi0: spi@40300000 { #address-cells =3D <1>; #size-cells =3D <0>; power-domains =3D <&k3_pds 347 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 347 0>; + clocks =3D <&k3_clks 347 2>; status =3D "disabled"; }; =20 @@ -436,7 +436,7 @@ mcu_spi1: spi@40310000 { #address-cells =3D <1>; #size-cells =3D <0>; power-domains =3D <&k3_pds 348 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 348 0>; + clocks =3D <&k3_clks 348 2>; status =3D "disabled"; }; =20 @@ -447,7 +447,7 @@ mcu_spi2: spi@40320000 { #address-cells =3D <1>; #size-cells =3D <0>; power-domains =3D <&k3_pds 349 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 349 0>; + clocks =3D <&k3_clks 349 2>; status =3D "disabled"; }; =20 --=20 2.34.1 From nobody Mon Nov 25 23:47:23 2024 Received: from fllv0016.ext.ti.com (fllv0016.ext.ti.com [198.47.19.142]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4E1881AAE2E; Wed, 23 Oct 2024 10:45:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.19.142 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729680358; cv=none; b=aS0qjcUc3dq+G3vJRz7WXE6/j5G9o5ZcLI7NVQTLfPiLm09ru8WdLEH+saGPpJTQ8GLwqsnZQEO4oREHenlPTpPhYz2UJXJmezEh0MkBpG2VXYVgrDBft61AH6lc71f5xiy0jxbbF0F8Imy000l+sb8tAWi9Uu2lC/TGs8CyPxE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729680358; c=relaxed/simple; bh=s2f0NV8Yo+cqVMU0ikMZd2+fXpLvLnRxg4ZQgsJF49U=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=XkAxAVg0hsc89x0QREOpKbtVvWov+XuDssyIsZtGST5mQAH5gR9+0W5Y9fd9CnPvMWoJausBnqshYQ+eQ3HdfGKn+6xAXALBLhSAQB/b3oPsRs9FIyumXmX2yPgK+c5IBZWsin/HT/5qqSbROXfzqij4X1L7JNl/ojC3T27NR1s= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=UDBVanBx; arc=none smtp.client-ip=198.47.19.142 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="UDBVanBx" Received: from lelv0265.itg.ti.com ([10.180.67.224]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 49NAjpvk090794; Wed, 23 Oct 2024 05:45:51 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1729680351; bh=csUKGiVK2HsvgfvRBbrDSKbQ6Dfvy+AyewZWb+pdrcs=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=UDBVanBxW++zMmwZNOnRg09m/rZIJwhtCyoMLvn3F6+ElxBxwydizd40eEFLH2kIT RAUofV2KvLZ3Uc0gNyZNAYl4aKompXItPpagnAmi1j0ywNxm1psBEGpjDkEjN9Nl6N MXCpj4WlH+u1bNdz86PpSidE59zGvNYN70Y1peYc= Received: from DLEE102.ent.ti.com (dlee102.ent.ti.com [157.170.170.32]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 49NAjpNw031274 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 23 Oct 2024 05:45:51 -0500 Received: from DLEE105.ent.ti.com (157.170.170.35) by DLEE102.ent.ti.com (157.170.170.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Wed, 23 Oct 2024 05:45:50 -0500 Received: from lelvsmtp5.itg.ti.com (10.180.75.250) by DLEE105.ent.ti.com (157.170.170.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Wed, 23 Oct 2024 05:45:50 -0500 Received: from a-dutta.dhcp.ti.com (a-dutta.dhcp.ti.com [10.24.68.112]) by lelvsmtp5.itg.ti.com (8.15.2/8.15.2) with ESMTP id 49NAjW1v014331; Wed, 23 Oct 2024 05:45:47 -0500 From: Anurag Dutta To: , , , , , , , CC: , , , Subject: [PATCH 4/4] arm64: dts: ti: k3-j784s4: Fix clock IDs for MCSPI instances Date: Wed, 23 Oct 2024 16:15:32 +0530 Message-ID: <20241023104532.3438851-5-a-dutta@ti.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20241023104532.3438851-1-a-dutta@ti.com> References: <20241023104532.3438851-1-a-dutta@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-C2ProcessedOrg: 333ef613-75bf-4e12-a4b1-8e3623f5dcea Content-Type: text/plain; charset="utf-8" The clock IDs for multiple MCSPI instances across wakeup domain in J784s4 are incorrect when compared with documentation [1]. Fix the clock IDs to their appropriate values. [1]https://software-dl.ti.com/tisci/esd/latest/5_soc_doc/j784s4/clocks.html Fixes: e23d5a3d116d ("arm64: dts: ti: k3-j784s4: Add MCSPI nodes") Signed-off-by: Anurag Dutta --- arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi | 16 ++++++++-------- 1 file changed, 8 insertions(+), 8 deletions(-) diff --git a/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi b/arch/arm64/boot/d= ts/ti/k3-j784s4-main.dtsi index e73bb750b09a..5c5398990514 100644 --- a/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi @@ -2141,7 +2141,7 @@ main_spi0: spi@2100000 { #address-cells =3D <1>; #size-cells =3D <0>; power-domains =3D <&k3_pds 376 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 376 1>; + clocks =3D <&k3_clks 376 0>; status =3D "disabled"; }; =20 @@ -2152,7 +2152,7 @@ main_spi1: spi@2110000 { #address-cells =3D <1>; #size-cells =3D <0>; power-domains =3D <&k3_pds 377 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 377 1>; + clocks =3D <&k3_clks 377 0>; status =3D "disabled"; }; =20 @@ -2163,7 +2163,7 @@ main_spi2: spi@2120000 { #address-cells =3D <1>; #size-cells =3D <0>; power-domains =3D <&k3_pds 378 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 378 1>; + clocks =3D <&k3_clks 378 0>; status =3D "disabled"; }; =20 @@ -2174,7 +2174,7 @@ main_spi3: spi@2130000 { #address-cells =3D <1>; #size-cells =3D <0>; power-domains =3D <&k3_pds 379 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 379 1>; + clocks =3D <&k3_clks 379 0>; status =3D "disabled"; }; =20 @@ -2185,7 +2185,7 @@ main_spi4: spi@2140000 { #address-cells =3D <1>; #size-cells =3D <0>; power-domains =3D <&k3_pds 380 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 380 1>; + clocks =3D <&k3_clks 380 0>; status =3D "disabled"; }; =20 @@ -2196,7 +2196,7 @@ main_spi5: spi@2150000 { #address-cells =3D <1>; #size-cells =3D <0>; power-domains =3D <&k3_pds 381 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 381 1>; + clocks =3D <&k3_clks 381 0>; status =3D "disabled"; }; =20 @@ -2207,7 +2207,7 @@ main_spi6: spi@2160000 { #address-cells =3D <1>; #size-cells =3D <0>; power-domains =3D <&k3_pds 382 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 382 1>; + clocks =3D <&k3_clks 382 0>; status =3D "disabled"; }; =20 @@ -2218,7 +2218,7 @@ main_spi7: spi@2170000 { #address-cells =3D <1>; #size-cells =3D <0>; power-domains =3D <&k3_pds 383 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 383 1>; + clocks =3D <&k3_clks 383 0>; status =3D "disabled"; }; =20 --=20 2.34.1