From nobody Mon Nov 25 22:47:48 2024 Received: from mail-wm1-f53.google.com (mail-wm1-f53.google.com [209.85.128.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 460F21D5CF1; Wed, 23 Oct 2024 19:00:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729710007; cv=none; b=HrWkcJQQvYuqw0h1xQYz1OdXtpQId7VDwh8SclOu+RaTMj+TKaGsnBAb5En77ofaCqowXsgQhr1P42hDxyGKL+x43nvf6+LfaRTm0p9n4p/cJm5mj/3Y6GzAs316uNA5WL8bpyUhhsTVP3JXfD3tXkj5e0DSVrAtkDHCTqDu9YI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729710007; c=relaxed/simple; bh=0QbXSZ/VFWwRmaW3c7Dri5JLq7UePxt3W8JVSJxI9Gg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=D7tX17uApdoLwp/wJmbdoY7xnCangfcnKbGvQMJerHyuyeygwlb57Uygo9M0kL/oKnyLG20uptImuzLkBbXq8zWFEfrN+F1QuazRQGeiCrfdRcRgCr7RaKKc9uz7qUsLSOGXkiyv4OKHR+zwAWanlO9K10SD1rAMeDDQ7kEyAQg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=bloozLyU; arc=none smtp.client-ip=209.85.128.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="bloozLyU" Received: by mail-wm1-f53.google.com with SMTP id 5b1f17b1804b1-4315baec69eso918925e9.2; Wed, 23 Oct 2024 12:00:04 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1729710003; x=1730314803; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=tTr96Cmd6Q/7UIWdN06ILTH6tOhiUGJjAmB4yFfW9A0=; b=bloozLyUgU8E9Z/dsLOUwxL4NoS3vVvI738EI1zNZGkCox5fPW5Qiwk8UQCmp810Qq tSHTVTPtOLBSjc+POG35YPmXHrTfxKwgrUuqO4er7A0qUrB9gmm1wEKoZUlyry0pAr0l sGYvXN4OtU0Sw2mXAmzIg4RtKpHgCfe05N0Pqgw2hWJNQ1kigrW+k8uPb7gcmyq6oOMM 0kSNjH/Sr9j5vEsU6dlJj8ruwddlZ3KZGgntq3R0bFMY3syKRQnEe6VcVMKwBdcD4JZt qJG5XXsxRTFfDT4Gzkk0xsvIa5/+Pv1ddeLaUKdoaa4cd/fvx2TpBpfBES4Pn8bh9upi AiuA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1729710003; x=1730314803; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=tTr96Cmd6Q/7UIWdN06ILTH6tOhiUGJjAmB4yFfW9A0=; b=KSPdb2o6sOosuCya/0E2JmGtx7Bsdfvxb/S90qXYwHmj7mA6hItB0PyWjtY35RKHQq jg0hVFXa6Aa4QnQP4tZf20lZfrWj5RmngG729vX6zH0301xvex4AOUxj/c75+kOk/yur 99CJQxYHL8KtSZ7TyUhq+rc6reSSqiXiBvZfbYRWbv58cdqX5c3UxiQVif2Favkq4pQ7 3j7F39lxN8HfXbJ3dVhS+fx5EgT2jmu6JSoVyTlVC1cQnJ8YPO1qwJ7MdgRQyiJnEZ1q HWdgZxqvulNoD/jVFTU9v74sDoyJsSzYq2arYuk9i6rOAIDY5A/TXr7TD5Fx8emDUqQh 8N5A== X-Forwarded-Encrypted: i=1; AJvYcCU/USZmKtrghIFIA9PcL1s8W1Bdlfv7iu5l+v0a7TncAmbmpStB4PCh8+vvoGcdKdXjMQFBvMKt/hg+tt4z@vger.kernel.org, AJvYcCU8p/32KO0nR/NLFFGPQvkaGc5BsegmsgfdwmRK96NnLuMEZTePQquAwJuJaUlY1tB1JRhBQrD8zOkn@vger.kernel.org X-Gm-Message-State: AOJu0YxoPEwpjoapK93254Aas+oBYsa3EOx/EwAamAMsXjqXpAT/YcKW PWS/oJHojRqKgyb5zpDz5ICQPso4L5Vqh/az8i5+GRoYfwmtcVuC X-Google-Smtp-Source: AGHT+IE1jaEi/Y8Atd54V2oCc6qoVS/slBMUfw844wGW2RTVKAa7Ru2GeVOdIgLFmEVictnULfXrvA== X-Received: by 2002:a05:600c:3d0f:b0:42e:8d0d:bca5 with SMTP id 5b1f17b1804b1-431841ee366mr29484255e9.2.1729710003368; Wed, 23 Oct 2024 12:00:03 -0700 (PDT) Received: from [127.0.1.1] (2a02-8389-41cf-e200-b7f1-415d-4bfe-cca9.cable.dynamic.v6.surfer.at. [2a02:8389:41cf:e200:b7f1:415d:4bfe:cca9]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43186c3a707sm24176485e9.33.2024.10.23.12.00.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 23 Oct 2024 12:00:01 -0700 (PDT) From: Javier Carrasco Date: Wed, 23 Oct 2024 20:59:58 +0200 Subject: [PATCH v3 1/2] dt-bindings: iio: light: veml6030: add veml3235 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241023-veml3235-v3-1-8490f2622f9a@gmail.com> References: <20241023-veml3235-v3-0-8490f2622f9a@gmail.com> In-Reply-To: <20241023-veml3235-v3-0-8490f2622f9a@gmail.com> To: Jonathan Cameron , Lars-Peter Clausen , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Rishi Gupta Cc: linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Javier Carrasco , Krzysztof Kozlowski X-Mailer: b4 0.14-dev X-Developer-Signature: v=1; a=ed25519-sha256; t=1729709999; l=1972; i=javier.carrasco.cruz@gmail.com; s=20240312; h=from:subject:message-id; bh=0QbXSZ/VFWwRmaW3c7Dri5JLq7UePxt3W8JVSJxI9Gg=; b=n5Zi70m72F42BvY62vO+EPTk04z6Agc9Rn1FEqO3ZsjdjqnyVdr7oA3mSfjwj0vVKi6VBhfVf l7fFikOokkSDCSLLX9PY4KGutdBu2eoKGqJXuV86URdULN9f48PRXz8 X-Developer-Key: i=javier.carrasco.cruz@gmail.com; a=ed25519; pk=lzSIvIzMz0JhJrzLXI0HAdPwsNPSSmEn6RbS+PTS9aQ= The veml3235 is another Vishay ambient light sensor that shares similar properties with the other sensors covered by this bindings. In this case, only the compatible, reg, and vdd-supply properties are required, and the device does not have an interrupt line, like the already supported veml7700. Acked-by: Krzysztof Kozlowski Signed-off-by: Javier Carrasco --- Documentation/devicetree/bindings/iio/light/vishay,veml6030.yaml | 5 ++++- 1 file changed, 4 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/iio/light/vishay,veml6030.ya= ml b/Documentation/devicetree/bindings/iio/light/vishay,veml6030.yaml index 53b55575efd3..4ea69f1fdd63 100644 --- a/Documentation/devicetree/bindings/iio/light/vishay,veml6030.yaml +++ b/Documentation/devicetree/bindings/iio/light/vishay,veml6030.yaml @@ -4,7 +4,7 @@ $id: http://devicetree.org/schemas/iio/light/vishay,veml6030.yaml# $schema: http://devicetree.org/meta-schemas/core.yaml# =20 -title: VEML6030, VEML6035 and VEML7700 Ambient Light Sensors (ALS) +title: VEML3235, VEML6030, VEML6035 and VEML7700 Ambient Light Sensors (AL= S) =20 maintainers: - Rishi Gupta @@ -20,6 +20,7 @@ description: | whenever configured threshold is crossed. =20 Specifications about the sensors can be found at: + https://www.vishay.com/docs/80131/veml3235.pdf https://www.vishay.com/docs/84366/veml6030.pdf https://www.vishay.com/docs/84889/veml6035.pdf https://www.vishay.com/docs/84286/veml7700.pdf @@ -27,6 +28,7 @@ description: | properties: compatible: enum: + - vishay,veml3235 - vishay,veml6030 - vishay,veml6035 - vishay,veml7700 @@ -76,6 +78,7 @@ allOf: properties: compatible: enum: + - vishay,veml3235 - vishay,veml7700 then: properties: --=20 2.43.0 From nobody Mon Nov 25 22:47:48 2024 Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B946814A09C; Wed, 23 Oct 2024 19:00:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729710014; cv=none; b=uct2NqA9dxEH3VQy8J43nyZ04rq5OYrOvrsDcG6R238apUMHJaKIeFe+3dvhhYEGQczrSxKUE1qisGgMEwYInPKo/qRXNc6wXeTAU2dxeiPsMuubjHv8xnxgmD5EZVGLREdRUXMxrLYDeRI+qN8lnEV9ekDyPwqi4ldBsFjS560= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729710014; c=relaxed/simple; bh=XGghHKZ9hsXj1IyLwe1KqP3oYNZxaxuevNhLKAWxJDQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=QF7cOUZQwmhovtpaFy6kJJO0UrswzasusIBvdz0bYr44DEc4bS7dCn9UYiI+3a7OgVkbqkwFWHVHo+6BxuYfm2GdbVUAZcHg3cj12Myjm9hi77zp4brTkjmpaAZWJq+H8Z6PfWCmWB9dt9l6Bg2IZCAD4xb/7LKZ5EN+Go1VKNk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=XwFUHbX6; arc=none smtp.client-ip=209.85.128.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="XwFUHbX6" Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-431688d5127so1083725e9.0; Wed, 23 Oct 2024 12:00:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1729710006; x=1730314806; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=H3ItTUmJ8RFeC/SvoDWxXz8vzjyecRpglgQroHpl5VI=; b=XwFUHbX6D1yySf+7rmebggjOUnMqNYHafcf7zWfYxWmMiu0qOw7Re7by9aFns3VsnM X2YC2KiYA3bXNxxA7Ioj51qzuYv6CrOAyGPNFIoZhKIzBC6fpMxRx3cTUulf0Dw8IAQ6 mQJZvFCJx5r7/UzvKLVVbQT64yDEZPITcrwOPrkXcNaCdFSQqyjDM51qQuLsi6MZdTMz RJWkRtvUOmukR/kfWGrLv34qqLJFxOagxibPnuALxLL9cvMMlN/Gwn4kWjhRZWFi/pNI syTvRuQMxk3VbtGBtk0EEMjKlrChrNIcudBmSKJ52ac34son5sfgJvfvePhsdQQIBtrF hUjw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1729710006; x=1730314806; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=H3ItTUmJ8RFeC/SvoDWxXz8vzjyecRpglgQroHpl5VI=; b=OOgiOVxEWJ1td25UV46dc60pEn3POSBaMTtrByMH/5JUHzhg7QVHxqYhzZjQ6i52iO lcacGL0JjIJlFy6j5t7iJaIQUDqV7wD7BEI1evEVI3zY4lBGi98oDQcbGa0O59zB67GE dJ+tG01vD2x4HT0T8Q3Y4LY1SkyxeGxwsKNMNYSsnUGWHPTOKXRoxWjSydpzfAfxQRgc xE2T6orPGJOUNoqgI7CBtF6baPvHsL9d7ZkXL1kTM/UjJTL/5IeGZkRljYf0U+p3d0IS iSlYmn6M960bIC3Eq/M21h6I81R7tm7uC63utBGw9hMPERBnInkdkUAZWoPI7YgmFWYq BpXw== X-Forwarded-Encrypted: i=1; AJvYcCWAFC1HN19LhFQmjeabBNKLE51YVQ6jOOwLFnZf42mXiVEdcTCzDDnUXERc21WZZysqfIHHUjVS0Uq1@vger.kernel.org, AJvYcCWAOgc/S/wE895XfmPB/XcV351R3DlcPl32oLZpcpVfxsyTYccfK018Ka64LDu5dPoc1VnMC3T1mdAToB9f@vger.kernel.org X-Gm-Message-State: AOJu0YwRtmVuk0Mw3VCw1fbkVN1UhoziTWuTc2ByglQRMPiZzbVSCo8s wFN2tAgBnmJvHAHIBHcVVFF/HgIaeAIg3rXjmUMuS5HW9xnqhepX X-Google-Smtp-Source: AGHT+IHL12yFd9jgZ6QKJPLuYC9H6MwA8iKrzFY0lF7nxFt+tKtUBmMjr4VJPUci4zLUfy48ywWMVg== X-Received: by 2002:a05:600c:46d0:b0:431:4e25:fe42 with SMTP id 5b1f17b1804b1-4318419f2dcmr36752935e9.32.1729710005704; Wed, 23 Oct 2024 12:00:05 -0700 (PDT) Received: from [127.0.1.1] (2a02-8389-41cf-e200-b7f1-415d-4bfe-cca9.cable.dynamic.v6.surfer.at. [2a02:8389:41cf:e200:b7f1:415d:4bfe:cca9]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43186c3a707sm24176485e9.33.2024.10.23.12.00.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 23 Oct 2024 12:00:04 -0700 (PDT) From: Javier Carrasco Date: Wed, 23 Oct 2024 20:59:59 +0200 Subject: [PATCH v3 2/2] iio: light: add support for veml3235 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241023-veml3235-v3-2-8490f2622f9a@gmail.com> References: <20241023-veml3235-v3-0-8490f2622f9a@gmail.com> In-Reply-To: <20241023-veml3235-v3-0-8490f2622f9a@gmail.com> To: Jonathan Cameron , Lars-Peter Clausen , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Rishi Gupta Cc: linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Javier Carrasco X-Mailer: b4 0.14-dev X-Developer-Signature: v=1; a=ed25519-sha256; t=1729709999; l=14466; i=javier.carrasco.cruz@gmail.com; s=20240312; h=from:subject:message-id; bh=XGghHKZ9hsXj1IyLwe1KqP3oYNZxaxuevNhLKAWxJDQ=; b=keRFyDH9H25SW2GuLiHSoYhc2Ux2Qj7o4EUhZT6iUop6ewLb1RGQed5Dlxi+e5D5TD0bqdqsF XBbEx4jmdXyDRsNDOFJ9L4/fNXPj/XKTc6f6KUF8RR40VvGItoKm5OM X-Developer-Key: i=javier.carrasco.cruz@gmail.com; a=ed25519; pk=lzSIvIzMz0JhJrzLXI0HAdPwsNPSSmEn6RbS+PTS9aQ= The Vishay veml3235 is a low-power ambient light sensor with I2C interface. It provides a minimum detectable intensity of 0.0021 lx/cnt, configurable integration time and gain, and an additional white channel to distinguish between different light sources. Signed-off-by: Javier Carrasco --- MAINTAINERS | 6 + drivers/iio/light/Kconfig | 11 + drivers/iio/light/Makefile | 1 + drivers/iio/light/veml3235.c | 504 +++++++++++++++++++++++++++++++++++++++= ++++ 4 files changed, 522 insertions(+) diff --git a/MAINTAINERS b/MAINTAINERS index 5c977ffd2bdd..228d81ae6dc2 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -24679,6 +24679,12 @@ S: Maintained F: drivers/input/serio/userio.c F: include/uapi/linux/userio.h =20 +VISHAY VEML3235 AMBIENT LIGHT SENSOR DRIVER +M: Javier Carrasco +S: Maintained +F: Documentation/devicetree/bindings/iio/light/vishay,veml6030.yaml +F: drivers/iio/light/veml3235.c + VISHAY VEML6030 AMBIENT LIGHT SENSOR DRIVER M: Javier Carrasco S: Maintained diff --git a/drivers/iio/light/Kconfig b/drivers/iio/light/Kconfig index 39c0e08a8e06..8fdabe7c8b29 100644 --- a/drivers/iio/light/Kconfig +++ b/drivers/iio/light/Kconfig @@ -670,6 +670,17 @@ config VCNL4035 To compile this driver as a module, choose M here: the module will be called vcnl4035. =20 +config VEML3235 + tristate "VEML3235 ambient light sensor" + select REGMAP_I2C + depends on I2C + help + Say Y here if you want to build a driver for the Vishay VEML3235 + ambient light sensor. + + To compile this driver as a module, choose M here: the + module will be called veml3235. + config VEML6030 tristate "VEML6030 and VEML6035 ambient light sensors" select REGMAP_I2C diff --git a/drivers/iio/light/Makefile b/drivers/iio/light/Makefile index 321010fc0b93..f14a37442712 100644 --- a/drivers/iio/light/Makefile +++ b/drivers/iio/light/Makefile @@ -62,6 +62,7 @@ obj-$(CONFIG_TSL4531) +=3D tsl4531.o obj-$(CONFIG_US5182D) +=3D us5182d.o obj-$(CONFIG_VCNL4000) +=3D vcnl4000.o obj-$(CONFIG_VCNL4035) +=3D vcnl4035.o +obj-$(CONFIG_VEML3235) +=3D veml3235.o obj-$(CONFIG_VEML6030) +=3D veml6030.o obj-$(CONFIG_VEML6040) +=3D veml6040.o obj-$(CONFIG_VEML6070) +=3D veml6070.o diff --git a/drivers/iio/light/veml3235.c b/drivers/iio/light/veml3235.c new file mode 100644 index 000000000000..18ab73f4377c --- /dev/null +++ b/drivers/iio/light/veml3235.c @@ -0,0 +1,504 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * VEML3235 Ambient Light Sensor + * + * Copyright (c) 2024, Javier Carrasco + * + * Datasheet: https://www.vishay.com/docs/80131/veml3235.pdf + * Appnote-80222: https://www.vishay.com/docs/80222/designingveml3235.pdf + */ + +#include +#include +#include +#include +#include +#include +#include + +#define VEML3235_REG_CONF 0x00 +#define VEML3235_REG_WH_DATA 0x04 +#define VEML3235_REG_ALS_DATA 0x05 +#define VEML3235_REG_ID 0x09 + +#define VEML3235_CONF_SD BIT(0) +#define VEML3235_CONF_SD0 BIT(15) + +struct veml3235_rf { + struct regmap_field *it; + struct regmap_field *gain; + struct regmap_field *id; +}; + +struct veml3235_data { + struct i2c_client *client; + struct device *dev; + struct regmap *regmap; + struct veml3235_rf rf; +}; + +static const int veml3235_it_times[][2] =3D { + { 0, 50000 }, + { 0, 100000 }, + { 0, 200000 }, + { 0, 400000 }, + { 0, 800000 }, +}; + +static const int veml3235_scale_vals[] =3D { 1, 2, 4, 8 }; + +static int veml3235_power_on(struct veml3235_data *data) +{ + int ret; + + ret =3D regmap_clear_bits(data->regmap, VEML3235_REG_CONF, + VEML3235_CONF_SD | VEML3235_CONF_SD0); + if (ret) + return ret; + + /* Wait 4 ms to let processor & oscillator start correctly */ + fsleep(4000); + + return 0; +} + +static int veml3235_shut_down(struct veml3235_data *data) +{ + return regmap_set_bits(data->regmap, VEML3235_REG_CONF, + VEML3235_CONF_SD | VEML3235_CONF_SD0); +} + +static void veml3235_shut_down_action(void *data) +{ + veml3235_shut_down(data); +} + +enum veml3235_chan { + CH_ALS, + CH_WHITE, +}; + +static const struct iio_chan_spec veml3235_channels[] =3D { + { + .type =3D IIO_LIGHT, + .channel =3D CH_ALS, + .info_mask_separate =3D BIT(IIO_CHAN_INFO_RAW), + .info_mask_shared_by_all =3D BIT(IIO_CHAN_INFO_INT_TIME) | + BIT(IIO_CHAN_INFO_SCALE), + .info_mask_shared_by_all_available =3D BIT(IIO_CHAN_INFO_INT_TIME) | + BIT(IIO_CHAN_INFO_SCALE), + }, + { + .type =3D IIO_INTENSITY, + .channel =3D CH_WHITE, + .modified =3D 1, + .channel2 =3D IIO_MOD_LIGHT_BOTH, + .info_mask_separate =3D BIT(IIO_CHAN_INFO_RAW), + .info_mask_shared_by_all =3D BIT(IIO_CHAN_INFO_INT_TIME) | + BIT(IIO_CHAN_INFO_SCALE), + .info_mask_shared_by_all_available =3D BIT(IIO_CHAN_INFO_INT_TIME) | + BIT(IIO_CHAN_INFO_SCALE), + }, +}; + +static const struct regmap_config veml3235_regmap_config =3D { + .name =3D "veml3235_regmap", + .reg_bits =3D 8, + .val_bits =3D 16, + .max_register =3D VEML3235_REG_ID, + .val_format_endian =3D REGMAP_ENDIAN_LITTLE, +}; + +static int veml3235_get_it(struct veml3235_data *data, int *val, int *val2) +{ + int ret, reg; + + ret =3D regmap_field_read(data->rf.it, ®); + if (ret) + return ret; + + switch (reg) { + case 0: + *val2 =3D 50000; + break; + case 1: + *val2 =3D 100000; + break; + case 2: + *val2 =3D 200000; + break; + case 3: + *val2 =3D 400000; + break; + case 4: + *val2 =3D 800000; + break; + default: + return -EINVAL; + } + + *val =3D 0; + + return IIO_VAL_INT_PLUS_MICRO; +} + +static int veml3235_set_it(struct iio_dev *indio_dev, int val, int val2) +{ + struct veml3235_data *data =3D iio_priv(indio_dev); + int ret, new_it, it_idx; + + if (val) + return -EINVAL; + + switch (val2) { + case 50000: + new_it =3D 0x00; + it_idx =3D 4; + break; + case 100000: + new_it =3D 0x01; + it_idx =3D 3; + break; + case 200000: + new_it =3D 0x02; + it_idx =3D 2; + break; + case 400000: + new_it =3D 0x03; + it_idx =3D 1; + break; + case 800000: + new_it =3D 0x04; + it_idx =3D 0; + break; + default: + return -EINVAL; + } + + ret =3D regmap_field_write(data->rf.it, new_it); + if (ret) { + dev_err(data->dev, + "failed to update integration time: %d\n", ret); + return ret; + } + + return 0; +} + +static int veml3235_set_gain(struct iio_dev *indio_dev, int val, int val2) +{ + struct veml3235_data *data =3D iio_priv(indio_dev); + int ret, new_gain, gain_idx; + + if (val2 !=3D 0) + return -EINVAL; + + switch (val) { + case 1: + new_gain =3D 0x00; + gain_idx =3D 3; + break; + case 2: + new_gain =3D 0x01; + gain_idx =3D 2; + break; + case 4: + new_gain =3D 0x03; + gain_idx =3D 1; + break; + case 8: + new_gain =3D 0x07; + gain_idx =3D 0; + break; + default: + return -EINVAL; + } + + ret =3D regmap_field_write(data->rf.gain, new_gain); + if (ret) { + dev_err(data->dev, "failed to set gain: %d\n", ret); + return ret; + } + + return 0; +} + +static int veml3235_get_gain(struct veml3235_data *data, int *val) +{ + int ret, reg; + + ret =3D regmap_field_read(data->rf.gain, ®); + if (ret) { + dev_err(data->dev, "failed to read gain %d\n", ret); + return ret; + } + + switch (reg & 0x03) { + case 0: + *val =3D 1; + break; + case 1: + *val =3D 2; + break; + case 3: + *val =3D 4; + break; + default: + return -EINVAL; + } + + /* Double gain */ + if (reg & 0x04) + *val *=3D 2; + + return IIO_VAL_INT; +} + +static int veml3235_read_raw(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan, int *val, + int *val2, long mask) +{ + struct veml3235_data *data =3D iio_priv(indio_dev); + struct regmap *regmap =3D data->regmap; + int ret, reg; + + switch (mask) { + case IIO_CHAN_INFO_RAW: + switch (chan->type) { + case IIO_LIGHT: + ret =3D regmap_read(regmap, VEML3235_REG_ALS_DATA, ®); + if (ret < 0) + return ret; + + *val =3D reg; + return IIO_VAL_INT; + case IIO_INTENSITY: + ret =3D regmap_read(regmap, VEML3235_REG_WH_DATA, ®); + if (ret < 0) + return ret; + + *val =3D reg; + return IIO_VAL_INT; + default: + return -EINVAL; + } + case IIO_CHAN_INFO_INT_TIME: + return veml3235_get_it(data, val, val2); + case IIO_CHAN_INFO_SCALE: + return veml3235_get_gain(data, val); + default: + return -EINVAL; + } +} + +static int veml3235_read_avail(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan, + const int **vals, int *type, int *length, + long mask) +{ + switch (mask) { + case IIO_CHAN_INFO_INT_TIME: + *vals =3D (int *)&veml3235_it_times; + *length =3D 2 * ARRAY_SIZE(veml3235_it_times); + *type =3D IIO_VAL_INT_PLUS_MICRO; + return IIO_AVAIL_LIST; + case IIO_CHAN_INFO_SCALE: + *vals =3D (int *)&veml3235_scale_vals; + *length =3D ARRAY_SIZE(veml3235_scale_vals); + *type =3D IIO_VAL_INT; + return IIO_AVAIL_LIST; + default: + return -EINVAL; + } +} + +static int veml3235_write_raw(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan, + int val, int val2, long mask) +{ + switch (mask) { + case IIO_CHAN_INFO_INT_TIME: + return veml3235_set_it(indio_dev, val, val2); + case IIO_CHAN_INFO_SCALE: + return veml3235_set_gain(indio_dev, val, val2); + } + + return -EINVAL; +} + +static void veml3235_read_id(struct veml3235_data *data) +{ + int ret, reg; + + ret =3D regmap_field_read(data->rf.id, ®); + if (ret) { + dev_info(data->dev, "failed to read ID\n"); + return; + } + + if (reg !=3D 0x35) + dev_info(data->dev, "Unknown ID %d\n", reg); +} + +static const struct reg_field veml3235_rf_it =3D + REG_FIELD(VEML3235_REG_CONF, 4, 6); + +static const struct reg_field veml3235_rf_gain =3D + REG_FIELD(VEML3235_REG_CONF, 11, 13); + +static const struct reg_field veml3235_rf_id =3D + REG_FIELD(VEML3235_REG_ID, 0, 7); + +static int veml3235_regfield_init(struct veml3235_data *data) +{ + struct regmap *regmap =3D data->regmap; + struct device *dev =3D data->dev; + struct regmap_field *rm_field; + struct veml3235_rf *rf =3D &data->rf; + + rm_field =3D devm_regmap_field_alloc(dev, regmap, veml3235_rf_it); + if (IS_ERR(rm_field)) + return PTR_ERR(rm_field); + rf->it =3D rm_field; + + rm_field =3D devm_regmap_field_alloc(dev, regmap, veml3235_rf_gain); + if (IS_ERR(rm_field)) + return PTR_ERR(rm_field); + rf->gain =3D rm_field; + + rm_field =3D devm_regmap_field_alloc(dev, regmap, veml3235_rf_id); + if (IS_ERR(rm_field)) + return PTR_ERR(rm_field); + rf->id =3D rm_field; + + return 0; +} + +static int veml3235_hw_init(struct iio_dev *indio_dev) +{ + struct veml3235_data *data =3D iio_priv(indio_dev); + struct device *dev =3D data->dev; + int ret; + + /* Set gain to 1 and integration time to 100 ms */ + ret =3D regmap_field_write(data->rf.gain, 0x00); + if (ret) + return dev_err_probe(data->dev, ret, "failed to set gain\n"); + + ret =3D regmap_field_write(data->rf.it, 0x01); + if (ret) + return dev_err_probe(data->dev, ret, + "failed to set integration time\n"); + + ret =3D veml3235_power_on(data); + if (ret) + return dev_err_probe(dev, ret, "failed to power on\n"); + + return devm_add_action_or_reset(dev, veml3235_shut_down_action, data); +} + +static const struct iio_info veml3235_info =3D { + .read_raw =3D veml3235_read_raw, + .read_avail =3D veml3235_read_avail, + .write_raw =3D veml3235_write_raw, +}; + +static int veml3235_probe(struct i2c_client *client) +{ + struct device *dev =3D &client->dev; + struct veml3235_data *data; + struct iio_dev *indio_dev; + struct regmap *regmap; + int ret; + + regmap =3D devm_regmap_init_i2c(client, &veml3235_regmap_config); + if (IS_ERR(regmap)) + return dev_err_probe(dev, PTR_ERR(regmap), + "failed to setup regmap\n"); + + indio_dev =3D devm_iio_device_alloc(dev, sizeof(*data)); + if (!indio_dev) + return -ENOMEM; + + data =3D iio_priv(indio_dev); + i2c_set_clientdata(client, indio_dev); + data->client =3D client; + data->dev =3D dev; + data->regmap =3D regmap; + + ret =3D veml3235_regfield_init(data); + if (ret) + return dev_err_probe(dev, ret, "failed to init regfield\n"); + + ret =3D devm_regulator_get_enable(dev, "vdd"); + if (ret) + return dev_err_probe(dev, ret, "failed to enable regulator\n"); + + indio_dev->name =3D "veml3235"; + indio_dev->channels =3D veml3235_channels; + indio_dev->num_channels =3D ARRAY_SIZE(veml3235_channels); + indio_dev->modes =3D INDIO_DIRECT_MODE; + indio_dev->info =3D &veml3235_info; + + veml3235_read_id(data); + + ret =3D veml3235_hw_init(indio_dev); + if (ret < 0) + return ret; + + return devm_iio_device_register(dev, indio_dev); +} + +static int veml3235_runtime_suspend(struct device *dev) +{ + struct veml3235_data *data =3D iio_priv(dev_get_drvdata(dev)); + int ret; + + ret =3D veml3235_shut_down(data); + if (ret < 0) + dev_err(data->dev, "failed to suspend: %d\n", ret); + + return ret; +} + +static int veml3235_runtime_resume(struct device *dev) +{ + struct veml3235_data *data =3D iio_priv(dev_get_drvdata(dev)); + int ret; + + ret =3D veml3235_power_on(data); + if (ret < 0) + dev_err(data->dev, "failed to resume: %d\n", ret); + + return ret; +} + +static DEFINE_RUNTIME_DEV_PM_OPS(veml3235_pm_ops, veml3235_runtime_suspend, + veml3235_runtime_resume, NULL); + +static const struct of_device_id veml3235_of_match[] =3D { + { .compatible =3D "vishay,veml3235" }, + { } +}; +MODULE_DEVICE_TABLE(of, veml3235_of_match); + +static const struct i2c_device_id veml3235_id[] =3D { + { "veml3235" }, + { } +}; +MODULE_DEVICE_TABLE(i2c, veml3235_id); + +static struct i2c_driver veml3235_driver =3D { + .driver =3D { + .name =3D "veml3235", + .of_match_table =3D veml3235_of_match, + .pm =3D pm_ptr(&veml3235_pm_ops), + }, + .probe =3D veml3235_probe, + .id_table =3D veml3235_id, +}; +module_i2c_driver(veml3235_driver); + +MODULE_AUTHOR("Javier Carrasco "); +MODULE_DESCRIPTION("VEML3235 Ambient Light Sensor"); +MODULE_LICENSE("GPL"); --=20 2.43.0