From nobody Tue Nov 26 02:51:37 2024 Received: from mail-pf1-f179.google.com (mail-pf1-f179.google.com [209.85.210.179]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id ABE5B824AF; Tue, 22 Oct 2024 04:02:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.179 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729569764; cv=none; b=VTA3JvmaeQHdnmcNJsaCr+G5fno+faOnKuu2+7Z5dWulBDj29BcAUmHHucmq/YO+uq72Ja8PiG7ptuSCwlBIH6MwjNUIuTnBijM2phZn2+Aeehq/8whITpDjHK5kg7L6zAaTlksncMDRdZF0gVpSVhuH7uK9lGeYYWjtAhkGvzg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729569764; c=relaxed/simple; bh=Lp4HSqJ6YWFFaJg32TPPyN3xtxBIYCPVwnRg7qOIRSQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=JOZexmA5YNDT8ehbceTb+8E6IFarPt2H6hoA4p61yXUxtHUfikcvlArjk1OlSVDU2Lzgxe9R6hA1IfEhmkV2qhMqSjqBrIbx/DRwqGA4Q2HpBYXIt5Lyz2R7m5DHllYNWbv5orfgPQ+e2m1n2xIGRYPE5cQGQKUDjwQGYNn7S/Y= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=bEA/3VnD; arc=none smtp.client-ip=209.85.210.179 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="bEA/3VnD" Received: by mail-pf1-f179.google.com with SMTP id d2e1a72fcca58-71ec997ad06so1201863b3a.3; Mon, 21 Oct 2024 21:02:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1729569762; x=1730174562; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ESpVDdqvWArJZ/zn9KV45HICoQoUKaqzB0C6fhXH0e8=; b=bEA/3VnDQ5rvJDVAQL48m+Ppd4UzMkiKHJ4I0FVWUXToaJfrtLv0riReq1rQo4maYy ZqRmahyQhIt59JzsX/5D9xi1TJ+LHjv1QsegwjbYQvhN0ZbK3Cix6Lzc4SeFy1ffD4Tw 9ZEHvpYQIID0eSuHHklJcj7TBCWntkaoMX5xQjIdHIzMEtCZltkUkP+XsZnAc+kdOT8s InSGLmQkfuxcbFkO9NfCf9yLb2EF3ks2OI2gKytlVG/SFvPc8tEyy/0BRLz6bE+B3jnH SD1wa83utAL7CmABE/+4ZwjEp7y7n7ipX9kMG8UEeXj8IlHz6FoLCY1i6u2IZaFSYzyc CJRA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1729569762; x=1730174562; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ESpVDdqvWArJZ/zn9KV45HICoQoUKaqzB0C6fhXH0e8=; b=MOgaAEAmzcbdAzinSb4FaPyCG7/PBEKQ3tgMOl2qxBB2UY6JQg4f+1T8sk/WwaLrWk wgTO/GplAyxDzk+NeR2jCtk5exLKo2c5/CdSiIODhS6iPVgydq4PZ8jr/+SaLgRmrgFn GGHRuGbd+/olBtf3IF3TjIRNJFaBjtFYAJGEEDK4oULXnLTEhxSKKSApLRtZxIN0Fuwg cvKOaJIGXZFuSq8ObR2QVJg/MF4rnxuF3VRWHp7XjxHitgFFx9T3PIF5dJj/OWSgtiQH KkuNimTUKUSnhgQJeGg80YKA7owx1Ck2UXfRfX1AbR0qh3x3b68SlX9mKqyluBYRqEcX 4HwQ== X-Forwarded-Encrypted: i=1; AJvYcCV2XOr4lJUrOjgYjVCy9aCICaw2zROehcure9Cn+0iq9QtgfbqweQvlSK/wsIhOfUV2PEmRGV9S4sNAAwKb@vger.kernel.org, AJvYcCXNY3SLZE51BrWkKj2mFkPmHcrqMnL1SXQEerfA8GNjGcgNYRg1VWw3Gi5p9FuC2fIbYC2wcY5dM1kt@vger.kernel.org X-Gm-Message-State: AOJu0YyeIdOyE7P26czltrN8NnFvN78bFV2RfxHWMuACQzZXthZEPfYh 2fYmTr+PAg1io2DQKoIHxzBAa95OebiLU2KqH67IyrAa4roDllcuNyNwag== X-Google-Smtp-Source: AGHT+IFpvbKAGMcBFfuBrPC9vCpoH+zVcNDvH81Wljcvo2dEo6JSn4vRv3yO5yMxJ/YDoSwbgcxnyw== X-Received: by 2002:a05:6a00:9282:b0:71e:587d:f268 with SMTP id d2e1a72fcca58-71edbbc153bmr2884829b3a.4.1729569761875; Mon, 21 Oct 2024 21:02:41 -0700 (PDT) Received: from localhost ([2001:da8:7001:11::cb]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-71ec1338c80sm3718457b3a.48.2024.10.21.21.02.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 21 Oct 2024 21:02:41 -0700 (PDT) From: Inochi Amaoto To: Chen Wang , Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Walmsley , Palmer Dabbelt , Albert Ou , Peter Zijlstra , Inochi Amaoto , Geert Uytterhoeven , Lad Prabhakar , Yangyu Chen , Hal Feng Cc: Yixun Lan , Inochi Amaoto , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, Conor Dooley Subject: [PATCH v4 1/3] dt-bindings: interrupt-controller: Add Sophgo SG2044 ACLINT SSWI Date: Tue, 22 Oct 2024 12:02:15 +0800 Message-ID: <20241022040218.450573-2-inochiama@gmail.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241022040218.450573-1-inochiama@gmail.com> References: <20241022040218.450573-1-inochiama@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Sophgo SG2044 has a new version of T-HEAD C920, which implement a fully featured ACLINT device. This ACLINT has an extra SSWI field to support fast S-mode IPI. Add necessary compatible string for the T-HEAD ACLINT sswi device. Signed-off-by: Inochi Amaoto Reviewed-by: Conor Dooley --- .../thead,c900-aclint-sswi.yaml | 58 +++++++++++++++++++ 1 file changed, 58 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/= thead,c900-aclint-sswi.yaml diff --git a/Documentation/devicetree/bindings/interrupt-controller/thead,c= 900-aclint-sswi.yaml b/Documentation/devicetree/bindings/interrupt-controll= er/thead,c900-aclint-sswi.yaml new file mode 100644 index 000000000000..0106fbf3ea1f --- /dev/null +++ b/Documentation/devicetree/bindings/interrupt-controller/thead,c900-acl= int-sswi.yaml @@ -0,0 +1,58 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/interrupt-controller/thead,c900-aclint-= sswi.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Sophgo sg2044 ACLINT Supervisor-level Software Interrupt Device + +maintainers: + - Inochi Amaoto + +description: + The SSWI device is a part of the riscv ACLINT device. It provides + supervisor-level IPI functionality for a set of HARTs on a RISC-V + platform. It provides a register to set an IPI (SETSSIP) for each + HART connected to the SSWI device. + +properties: + compatible: + items: + - enum: + - sophgo,sg2044-aclint-sswi + - const: thead,c900-aclint-sswi + + reg: + maxItems: 1 + + "#interrupt-cells": + const: 0 + + interrupt-controller: true + + interrupts-extended: + minItems: 1 + maxItems: 4095 + +additionalProperties: false + +required: + - compatible + - reg + - "#interrupt-cells" + - interrupt-controller + - interrupts-extended + +examples: + - | + interrupt-controller@94000000 { + compatible =3D "sophgo,sg2044-aclint-sswi", "thead,c900-aclint-sswi"; + reg =3D <0x94000000 0x00004000>; + #interrupt-cells =3D <0>; + interrupt-controller; + interrupts-extended =3D <&cpu1intc 1>, + <&cpu2intc 1>, + <&cpu3intc 1>, + <&cpu4intc 1>; + }; +... --=20 2.47.0 From nobody Tue Nov 26 02:51:37 2024 Received: from mail-pf1-f177.google.com (mail-pf1-f177.google.com [209.85.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3135F8563E; Tue, 22 Oct 2024 04:02:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.177 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729569766; cv=none; b=ndW5qdIlbP6vAyKrsI+fPISQbZFeRtZdzseiTs0wWGfdSkEJtmVbEy2Lhjx4XaGl4ER74im0q3rNHKjgOOde1yLdT37syigT8VTdzdpO/ksJfM91j9nHcyr5KDagRRWA1jdiAORK6ksECSiAX8fcDnzbIk+d3js1n8kSWXOgwaM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729569766; c=relaxed/simple; bh=Rr9oJ483zrQlw97GfdztfU4bXnHBS06K6gGpfmk7TYM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=ScYGmrKbdRuEvJpF6TEqko+Qe48Hy4+NW21WkFEMkJUvMZjD/QLwdGe+K4vblTOsNDeNzsYuBItTpWPkr+LLeCyIarsxkbuPWQ/1sRQYlwUOb8y2Z75bW3xgIDLiNRmr+U+m2vqOGrxZ1mC05xb/25JeWtqP7Nr43eABer2H17Q= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Z3PoXnbY; arc=none smtp.client-ip=209.85.210.177 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Z3PoXnbY" Received: by mail-pf1-f177.google.com with SMTP id d2e1a72fcca58-71e61b47c6cso3977652b3a.2; Mon, 21 Oct 2024 21:02:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1729569764; x=1730174564; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=z+VbakcLlqoj4xLjf3FAI0FFGEm/UarNqoU1aaBvySA=; b=Z3PoXnbYShTXC6KfCgUcmTZ6UznLb6vvQI4qmG+PxTigZJFVyOwc/fvU9Dgr3tFgMr ktYbuhWEvQKUEuAffVSAo1IuMRdSe9e4npxp0TGOduuutNXmguIq+HfxsaCisdvyL2ci F87dZKTFwMjcSvRmgkZRj/zqV1SN5t1wiCtXNWx41CKMH6uAJYB1HtKhM78DDl6SQeO1 gmRtK6SgcOkyDK+QEvInVATE6+M/elBBdiukufvyo3/ImmREFksbLRiIwiH29wixo9JE uRWl13PiHU9vzziSQFOZBxnp8CQPm4Jp1U6c5PHfeERnBrQt0WS1xERn1cssBhG9+0Ia 98+A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1729569764; x=1730174564; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=z+VbakcLlqoj4xLjf3FAI0FFGEm/UarNqoU1aaBvySA=; b=hMpzs71YUH44qOjzntWnW1T+b8q+vH4AEwJDum7gqu2NfnydyEK/DIHAzUl/B/LBC2 2pWyDWCaZUXe8H4GJ+jtez0QlKdZjK/Uiq4m6kZy/6tR1VfDPj/GLCTzzyfbphQrpTqV DeG6i583jUCVWBpgLE1ZBdTrqXi4W90zQh7JMqcGsSf02KZA/lMZZ5RdnEnoyKgI68Lw VGsA8BUCBUbMwiUAIFKIsruRg1n6qg899YFPt3wyZ2neXbIQFB+3cFoCGNl1zjSYzAZl tchHHGEHjdVxV1axG/xUVDHgpVOMAGMSZ33aPn/3h5meNJbjhucmT+KrmuhseCMBgvGy yDQg== X-Forwarded-Encrypted: i=1; AJvYcCVGQs+L4KUhgQE2GfLrfVbYRWu9J9+fmXuC7oTqhJAZX0xBcHTxcbxpr71AslUxoWglpop7ax7jmLmqaboC@vger.kernel.org, AJvYcCWdbZNoBFXPWWogJppc7/5ga/pR/8VDzh4RGnYotURulzN/IsBOmIr3dEod/yuuBsFKkulAIccAZzFD@vger.kernel.org X-Gm-Message-State: AOJu0Yw/V1vcMGBn+CUUImTZVnrMX8MG/h7UepLzIeW+O8msFPWjMtUa IJvT4vTo0X4JMhrtVb8hxTIOQreprP5RwQExPtJnlg3hPLjRNzPq X-Google-Smtp-Source: AGHT+IGrc6dzU3hlE8kadMfycwHOsQtAl+ToJea/stKX8GGjURNkw9Ygp+3Aqj0AopEgYe0hp4nr2w== X-Received: by 2002:a05:6a00:140c:b0:71e:5150:61d6 with SMTP id d2e1a72fcca58-71ea31d290amr20204371b3a.21.1729569764482; Mon, 21 Oct 2024 21:02:44 -0700 (PDT) Received: from localhost ([2001:da8:7001:11::cb]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-71ec1408989sm3710207b3a.213.2024.10.21.21.02.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 21 Oct 2024 21:02:44 -0700 (PDT) From: Inochi Amaoto To: Chen Wang , Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Walmsley , Palmer Dabbelt , Albert Ou , Peter Zijlstra , Inochi Amaoto , Geert Uytterhoeven , Lad Prabhakar , Yangyu Chen , Hal Feng Cc: Yixun Lan , Inochi Amaoto , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org Subject: [PATCH v4 2/3] irqchip: add T-HEAD C900 ACLINT SSWI driver Date: Tue, 22 Oct 2024 12:02:16 +0800 Message-ID: <20241022040218.450573-3-inochiama@gmail.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241022040218.450573-1-inochiama@gmail.com> References: <20241022040218.450573-1-inochiama@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add a driver for the T-HEAD C900 ACLINT SSWI device, which is an enhanced implementation of the RISC-V ACLINT SSWI specification. This device allows the system to send ipi via fast device interface. Signed-off-by: Inochi Amaoto --- drivers/irqchip/Kconfig | 12 ++ drivers/irqchip/Makefile | 1 + drivers/irqchip/irq-thead-c900-aclint-sswi.c | 176 +++++++++++++++++++ include/linux/cpuhotplug.h | 1 + 4 files changed, 190 insertions(+) create mode 100644 drivers/irqchip/irq-thead-c900-aclint-sswi.c diff --git a/drivers/irqchip/Kconfig b/drivers/irqchip/Kconfig index 341cd9ca5a05..b6e8411f28d3 100644 --- a/drivers/irqchip/Kconfig +++ b/drivers/irqchip/Kconfig @@ -611,6 +611,18 @@ config STARFIVE_JH8100_INTC =20 If you don't know what to do here, say Y. =20 +config THEAD_C900_ACLINT_SSWI + bool "THEAD C9XX ACLINT S-mode IPI Interrupt Controller" + depends on RISCV + depends on SMP + select IRQ_DOMAIN_HIERARCHY + select GENERIC_IRQ_IPI_MUX + help + This enables support for T-HEAD specific ACLINT SSWI device + support. + + If you don't know what to do here, say Y. + config EXYNOS_IRQ_COMBINER bool "Samsung Exynos IRQ combiner support" if COMPILE_TEST depends on (ARCH_EXYNOS && ARM) || COMPILE_TEST diff --git a/drivers/irqchip/Makefile b/drivers/irqchip/Makefile index e3679ec2b9f7..583418261253 100644 --- a/drivers/irqchip/Makefile +++ b/drivers/irqchip/Makefile @@ -101,6 +101,7 @@ obj-$(CONFIG_RISCV_APLIC_MSI) +=3D irq-riscv-aplic-msi= .o obj-$(CONFIG_RISCV_IMSIC) +=3D irq-riscv-imsic-state.o irq-riscv-imsic-ea= rly.o irq-riscv-imsic-platform.o obj-$(CONFIG_SIFIVE_PLIC) +=3D irq-sifive-plic.o obj-$(CONFIG_STARFIVE_JH8100_INTC) +=3D irq-starfive-jh8100-intc.o +obj-$(CONFIG_THEAD_C900_ACLINT_SSWI) +=3D irq-thead-c900-aclint-sswi.o obj-$(CONFIG_IMX_IRQSTEER) +=3D irq-imx-irqsteer.o obj-$(CONFIG_IMX_INTMUX) +=3D irq-imx-intmux.o obj-$(CONFIG_IMX_MU_MSI) +=3D irq-imx-mu-msi.o diff --git a/drivers/irqchip/irq-thead-c900-aclint-sswi.c b/drivers/irqchip= /irq-thead-c900-aclint-sswi.c new file mode 100644 index 000000000000..e1051869a7ab --- /dev/null +++ b/drivers/irqchip/irq-thead-c900-aclint-sswi.c @@ -0,0 +1,176 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (C) 2024 Inochi Amaoto + */ + +#define pr_fmt(fmt) "thead-c900-aclint-sswi: " fmt +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define ACLINT_xSWI_REGISTER_SIZE 4 + +#define THEAD_C9XX_CSR_SXSTATUS 0x5c0 +#define THEAD_C9XX_SXSTATUS_CLINTEE BIT(17) + +static int sswi_ipi_virq __ro_after_init; +static DEFINE_PER_CPU(void __iomem *, sswi_cpu_regs); + +static void thead_aclint_sswi_ipi_send(unsigned int cpu) +{ + writel_relaxed(0x1, per_cpu(sswi_cpu_regs, cpu)); +} + +static void thead_aclint_sswi_ipi_clear(void) +{ + writel_relaxed(0x0, this_cpu_read(sswi_cpu_regs)); +} + +static void thead_aclint_sswi_ipi_handle(struct irq_desc *desc) +{ + struct irq_chip *chip =3D irq_desc_get_chip(desc); + + chained_irq_enter(chip, desc); + + csr_clear(CSR_IP, IE_SIE); + thead_aclint_sswi_ipi_clear(); + + ipi_mux_process(); + + chained_irq_exit(chip, desc); +} + +static int thead_aclint_sswi_starting_cpu(unsigned int cpu) +{ + enable_percpu_irq(sswi_ipi_virq, irq_get_trigger_type(sswi_ipi_virq)); + + return 0; +} + +static int thead_aclint_sswi_dying_cpu(unsigned int cpu) +{ + thead_aclint_sswi_ipi_clear(); + + disable_percpu_irq(sswi_ipi_virq); + + return 0; +} + +static int __init aclint_sswi_parse_irq(struct fwnode_handle *fwnode, + void __iomem *reg) +{ + struct of_phandle_args parent; + unsigned long hartid; + u32 contexts, i; + int rc, cpu; + + contexts =3D of_irq_count(to_of_node(fwnode)); + if (!(contexts)) { + pr_err("%pfwP: no ACLINT SSWI context available\n", fwnode); + return -EINVAL; + } + + for (i =3D 0; i < contexts; i++) { + rc =3D of_irq_parse_one(to_of_node(fwnode), i, &parent); + if (rc) + return rc; + + rc =3D riscv_of_parent_hartid(parent.np, &hartid); + if (rc) + return rc; + + if (parent.args[0] !=3D RV_IRQ_SOFT) + return -ENOTSUPP; + + cpu =3D riscv_hartid_to_cpuid(hartid); + + per_cpu(sswi_cpu_regs, cpu) =3D reg + i * ACLINT_xSWI_REGISTER_SIZE; + } + + pr_info("%pfwP: register %u CPU%s\n", fwnode, contexts, str_plural(contex= ts)); + + return 0; +} + +static int __init aclint_sswi_probe(struct fwnode_handle *fwnode) +{ + struct irq_domain *domain; + void __iomem *reg; + int virq, rc; + + /* If it is T-HEAD CPU, check whether SSWI is enabled */ + if (riscv_cached_mvendorid(0) =3D=3D THEAD_VENDOR_ID && + !(csr_read(THEAD_C9XX_CSR_SXSTATUS) & THEAD_C9XX_SXSTATUS_CLINTEE)) + return -ENOTSUPP; + + if (!is_of_node(fwnode)) + return -EINVAL; + + reg =3D of_iomap(to_of_node(fwnode), 0); + if (!reg) + return -ENOMEM; + + /* Parse SSWI setting */ + rc =3D aclint_sswi_parse_irq(fwnode, reg); + if (rc < 0) + return rc; + + /* If mulitple SSWI devices are present, do not register irq again */ + if (sswi_ipi_virq) + return 0; + + /* Find riscv intc domain and create IPI irq mapping */ + domain =3D irq_find_matching_fwnode(riscv_get_intc_hwnode(), DOMAIN_BUS_A= NY); + if (!domain) { + pr_err("%pfwP: Failed to find INTC domain\n", fwnode); + return -ENOENT; + } + + sswi_ipi_virq =3D irq_create_mapping(domain, RV_IRQ_SOFT); + if (!sswi_ipi_virq) { + pr_err("unable to create ACLINT SSWI IRQ mapping\n"); + return -ENOMEM; + } + + /* Register SSWI irq and handler */ + virq =3D ipi_mux_create(BITS_PER_BYTE, thead_aclint_sswi_ipi_send); + if (virq <=3D 0) { + pr_err("unable to create muxed IPIs\n"); + irq_dispose_mapping(sswi_ipi_virq); + return virq < 0 ? virq : -ENOMEM; + } + + irq_set_chained_handler(sswi_ipi_virq, thead_aclint_sswi_ipi_handle); + + cpuhp_setup_state(CPUHP_AP_IRQ_THEAD_ACLINT_SSWI_STARTING, + "irqchip/thead-aclint-sswi:starting", + thead_aclint_sswi_starting_cpu, + thead_aclint_sswi_dying_cpu); + + riscv_ipi_set_virq_range(virq, BITS_PER_BYTE); + + /* Announce that SSWI is providing IPIs */ + pr_info("providing IPIs using THEAD ACLINT SSWI\n"); + + return 0; +} + +static int __init aclint_sswi_early_probe(struct device_node *node, + struct device_node *parent) +{ + return aclint_sswi_probe(&node->fwnode); +} +IRQCHIP_DECLARE(thead_aclint_sswi, "thead,c900-aclint-sswi", aclint_sswi_e= arly_probe); diff --git a/include/linux/cpuhotplug.h b/include/linux/cpuhotplug.h index 2361ed4d2b15..799052249c7b 100644 --- a/include/linux/cpuhotplug.h +++ b/include/linux/cpuhotplug.h @@ -147,6 +147,7 @@ enum cpuhp_state { CPUHP_AP_IRQ_EIOINTC_STARTING, CPUHP_AP_IRQ_AVECINTC_STARTING, CPUHP_AP_IRQ_SIFIVE_PLIC_STARTING, + CPUHP_AP_IRQ_THEAD_ACLINT_SSWI_STARTING, CPUHP_AP_IRQ_RISCV_IMSIC_STARTING, CPUHP_AP_IRQ_RISCV_SBI_IPI_STARTING, CPUHP_AP_ARM_MVEBU_COHERENCY, --=20 2.47.0 From nobody Tue Nov 26 02:51:37 2024 Received: from mail-pl1-f178.google.com (mail-pl1-f178.google.com [209.85.214.178]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 79A8212BF32; Tue, 22 Oct 2024 04:02:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.178 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729569768; cv=none; b=Ai4uC37SF5Kq5DXyjLStfFKgj3eo7xXBg0P/D9SP2idfn3tYQO7ZuBpoM5iBG/GGNWk72esHISxzKCSflnmRJIkQiAiUBNZ/a7LDHoEBdUELJVgnda4Te96wrb1LN9ksBXwoN54rFik43Zv6aMzdSmOi88+VUS+0HSlLnHz1F4o= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729569768; c=relaxed/simple; bh=Q9CnyF7t//8HC8h6F6lh1zeH9rMHPCikrgtfjgJg+a8=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=JN8ysGCa7zmqqirpOlxEUd2fMSPjo/AK8NpyZ6ftq8uP7Iz9C3XxYK1Nnh5QCECDCUnfnTGXhv81phx0nbBAVe1wYMACmp3F+HLkI4byR3vOP1LHSFMfoJHw+0MLQf4OAR6EMfuYuf382/Ix6IHxMuif9MLGH3uVjHjFbmud0fo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=dn8raYlI; arc=none smtp.client-ip=209.85.214.178 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="dn8raYlI" Received: by mail-pl1-f178.google.com with SMTP id d9443c01a7336-20cb47387ceso45931535ad.1; Mon, 21 Oct 2024 21:02:47 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1729569767; x=1730174567; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ncgmlyGfcrqHCYKyqt0DRpGIqa2UXUmRq5v7oAb7ZpU=; b=dn8raYlILxt6ZGIjxFehKdu+a/5Q7SuV9ZHpdKCey4BjPkf3GoN7WQWe82R6cRP5h+ sTkIkdaU5HqKu93qYFBuZqGWL3rCLyPQsRNAIRuwirmbWIjyAvFJfjKaLdFwO6fb/0Ir BkvuoaZ2N/89FC7WvEYVmWFSD0WD3pXzAv2WE+tkCgId31nuDNNcc8Q77YIAsIqVuyC6 WNqq0g2tuIrm7A045VphtABoO9FswR6IWlWOeh5ckx0vswC/TytKXgn7eKzkYA9rWhHu Cnd+gA3oklGyK2dTka8vVG5eyMqw7mwQKngvFXlC6VUdQv8LyPAFfEq/8Qy5S8dK4g5D So9g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1729569767; x=1730174567; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ncgmlyGfcrqHCYKyqt0DRpGIqa2UXUmRq5v7oAb7ZpU=; b=lNSi7Ru4bhKUfnpu5uTPWQn8BX8CllNlcGwrunGrdOqPs/ktbUR+8hUvpUwE95hz/A WDo2rG3unt1FeZoH7jKlIHnKnNBwK+xnrj4TT0jfbOQBVdf1VohnDUqvZ53CA7oVSTCS aAB51QW7r872yOAHu6sqRRGPS6qG2EMLIcI1657NxD+ksrIRaW3zU9htgo26QbO3VpPe rqZAJxk9broGUuYVoVch8OH0FXqx6skUBsrQzDaoWFuSRpvaXi68vSB1xoUbFXcf92Ny 198vu+lrrl3ZnHmi3FUOQ5e6gC5H0JvLtLvu+Gm33YJL3Eil3oFr7EOVfDsUN62FU+10 jgHQ== X-Forwarded-Encrypted: i=1; AJvYcCV2+/IhOQxh2oK8Ch1JaRRxZp3EYR0Vq8UwOWvOBSgwRiJMU3nPBIhLghNl69niCddkY5EIhoDauFa9@vger.kernel.org, AJvYcCXJSSuMPfcdEIFzSRE/omBIMmRyT9JwK9oMD2o7Jdn+/xKZUtgz8Th4M/fhsg+UTSeRUoorsqfodsdg4zzI@vger.kernel.org X-Gm-Message-State: AOJu0YzYRPFQn0xMgeCh7Ry++sevWxdhpSHLAq+9xwPq0NOp39kqtkae GgzY4W1uvy4FMP0M1X/36Xv5xc3t6rlXoWajS2WpdfkSeYPyxHg7 X-Google-Smtp-Source: AGHT+IHPcCzAx+iiW8df3gz3gZtXUxLdDe9DNtEZZmDqrW9DCC3AAd2AKq1gArxRGkZyiZRD4OwkTQ== X-Received: by 2002:a05:6a21:6282:b0:1d5:2b7f:d2f8 with SMTP id adf61e73a8af0-1d92c4e05b3mr16504132637.13.1729569766739; Mon, 21 Oct 2024 21:02:46 -0700 (PDT) Received: from localhost ([2001:da8:7001:11::cb]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-7eaeabda3b2sm3924281a12.83.2024.10.21.21.02.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 21 Oct 2024 21:02:46 -0700 (PDT) From: Inochi Amaoto To: Chen Wang , Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Walmsley , Palmer Dabbelt , Albert Ou , Peter Zijlstra , Inochi Amaoto , Geert Uytterhoeven , Lad Prabhakar , Yangyu Chen , Hal Feng Cc: Yixun Lan , Inochi Amaoto , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org Subject: [PATCH v4 3/3] riscv: defconfig: Enable T-HEAD C900 ACLINT SSWI drivers Date: Tue, 22 Oct 2024 12:02:17 +0800 Message-ID: <20241022040218.450573-4-inochiama@gmail.com> X-Mailer: git-send-email 2.47.0 In-Reply-To: <20241022040218.450573-1-inochiama@gmail.com> References: <20241022040218.450573-1-inochiama@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add support for T-HEAD C900 ACLINT SSWI irqchip. Signed-off-by: Inochi Amaoto --- arch/riscv/configs/defconfig | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/riscv/configs/defconfig b/arch/riscv/configs/defconfig index 2341393cfac1..5b1d6325df85 100644 --- a/arch/riscv/configs/defconfig +++ b/arch/riscv/configs/defconfig @@ -256,6 +256,7 @@ CONFIG_RPMSG_CTRL=3Dy CONFIG_RPMSG_VIRTIO=3Dy CONFIG_PM_DEVFREQ=3Dy CONFIG_IIO=3Dy +CONFIG_THEAD_C900_ACLINT_SSWI=3Dy CONFIG_PHY_SUN4I_USB=3Dm CONFIG_PHY_STARFIVE_JH7110_DPHY_RX=3Dm CONFIG_PHY_STARFIVE_JH7110_PCIE=3Dm --=20 2.47.0