From nobody Tue Nov 26 04:46:03 2024 Received: from mail-ed1-f49.google.com (mail-ed1-f49.google.com [209.85.208.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 46BB61BDAA6 for ; Tue, 22 Oct 2024 15:48:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729612102; cv=none; b=tqyfsuwLUCwcayR7GN7F1qXDjXzgdTFGUHXvJcbVFrvSx0mu6uOdjmg+BhfGWMMdgYTjlcA38PTHDkIVIKywYtDZpyTXsf/4IwNyRxn4c8bADBvssOGL1gW4IJnb3QH/njiv2dnOSlRtoaefSXChzA0SMFxEMSL1FQQCD72YPSg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729612102; c=relaxed/simple; bh=iPL390E5JLXtD3wTFEtOSzANh7PbtLmD4GW7T04H1Gs=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=FHt3LvW+Hhh8QlO2Lls/dV3Pjc11m7wBQy9cTLbB7i5n8kjka7SRB1OL32QYVx6Epv9kq4zk1nr5AtL8k7Mvf69mHO9YeyzbqEbNTd7MEoFiWAYx6R5qGrcAGgOdw7RG20QX6qTLWJ6dcHJ9SchtUHLcs5OvyW4SPVjltDTkY7E= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=RlTJBhgU; arc=none smtp.client-ip=209.85.208.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="RlTJBhgU" Received: by mail-ed1-f49.google.com with SMTP id 4fb4d7f45d1cf-5c99bcda599so1015970a12.1 for ; Tue, 22 Oct 2024 08:48:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1729612096; x=1730216896; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=KjB7bNtH6RNNDltSB+1qzZOH17wcQ0yrLiP/Eqf10XU=; b=RlTJBhgUc6Q+F8toOq1fIvwGn4JDRnCq30Nd5V0FlI6gixtKsLP+c0E8+SkHNJ4HDm WrFNbSDeSGtT9jkGZega1/n04GkyvtRo8XaM+yb/lYGIPmyq2AqTBFTmqUeYjPxkVifu vOikkO2smipnSJqAZ/zUH3TPjK0k4oHbcByhjVkXSqDd+4GP+jdft4P2KQxgFZiP7B+1 6vIYuBUeaqdMBzTr/4o4MPyYNsTKJC3TDnBK307qyW78sBrxw421i3EzZZTT6hqSocQ1 nthSxlC5pEjRWHptM7N7hmjOAV2Ad9e3EY9sHFXBelV4+nf0i2M67URtp1283ZvfpuHF R6Ag== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1729612096; x=1730216896; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=KjB7bNtH6RNNDltSB+1qzZOH17wcQ0yrLiP/Eqf10XU=; b=OUAJAoEbT4tYJNVvkaepaMvRVo23Tuh+vX/EMs3lg9hjb22g8moBktEoPfN0IfMLpY x1uASzwftu9mM9E8zF/2uiNkXvKY1gGIjcDxYUQoBP1vSTM/doynocHcoZvdq7j7Xyc7 F9+2cHt3KtKSypwMTnHdtCsQZzQtfuPrz3ZL1W9bi7wB2hwfybX4Es+dOCCJeCj5ERVb RYneHYC6Kbjd0tJbHGEoO3XSrgGjWTFc/iHB7vIqSlYDtWH/EXOGwpAVTvr7huuasPFY tHRuOv7flXwla3SuaRVaMNKtJ10zcoZ75/0/d6i3lcDWiz7HvUp1dj6ZZWBDtZ0MauYf oJDA== X-Forwarded-Encrypted: i=1; AJvYcCVBD6O9qqTBPFlrsoyr/0y9KPoeb1GH74PCW/hmMnZ1e86mMovDOwp2HZ3XZJESmUFW03eSPsxVpkj34Ho=@vger.kernel.org X-Gm-Message-State: AOJu0Yx+DXi0ROW7F6imDzv3s9SCeGqGGTX/0d6XDRD01XXIQNjoJN3A dsQfX2zauP9Yqo7k7Sqef1qCmOkdF9YMpZwxKA5MNmTb6QP5LSlc0XC2KR8UrIE= X-Google-Smtp-Source: AGHT+IHECpbkwBnTCSppGUpSTmpAyy8UbrD7YnSuVqV3+OvD3M3LLZviitzkEQQK8vikzndL+itYCw== X-Received: by 2002:a05:6402:40c3:b0:5c3:eb29:50c5 with SMTP id 4fb4d7f45d1cf-5ca0af89464mr5425772a12.9.1729612096324; Tue, 22 Oct 2024 08:48:16 -0700 (PDT) Received: from [127.0.1.1] ([178.197.211.167]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-5cb66c725fesm3439959a12.87.2024.10.22.08.48.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 22 Oct 2024 08:48:15 -0700 (PDT) From: Krzysztof Kozlowski Date: Tue, 22 Oct 2024 17:47:37 +0200 Subject: [PATCH v3 12/18] arm64: dts: qcom: sm8450: change labels to lower-case Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241022-dts-qcom-label-v3-12-0505bc7d2c56@linaro.org> References: <20241022-dts-qcom-label-v3-0-0505bc7d2c56@linaro.org> In-Reply-To: <20241022-dts-qcom-label-v3-0-0505bc7d2c56@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , cros-qcom-dts-watchers@chromium.org Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Neil Armstrong , Krzysztof Kozlowski X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=10625; i=krzysztof.kozlowski@linaro.org; h=from:subject:message-id; bh=iPL390E5JLXtD3wTFEtOSzANh7PbtLmD4GW7T04H1Gs=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBnF8keUkmEeXk+jy8uVx+vfyLUSwh3iDJZNeWAC U63G2LxC1OJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCZxfJHgAKCRDBN2bmhouD 15yPD/9XIL7I1oHUHZkUOIPeYExwMvjTs6DVl0VjTHGPHTxePAXOrGob3K5QdNzI5Cv52cfsFDq EdZewJjz4QKWUdCFcrIp3OW+7O/dA+eBzgxVFckhsn6+UPkaJU5+y8M7k0h/bcowStlX0AQ2Lvs +vSUwrHRLPRg9sWBNcEZPHdxLQwIdJgt9qZUXrpEaJHm0Pg+2mOAUNj0DtKmU5VnMH18vuS4n9W FocsO2FxsojIkiMTklJ2FkgWsuSIUDhz5vGOYx2s043jiVHXR92PDUqnulsYFxpUspxpL7rEXcy DYyi4/eMbf/CrxIZY7kD8v+uQjMq6Q+3Qy4II5bXGVTskUCcIb51q3Zq2IX+VAqA1wWnDuQzgXN 3kAX7HE8P0JgzdMzPhNQFSIEQd2MGWT5gRthtSQCefBys7/dU6qj6A/wCZJnQiI0EL5qmY4bUpb lYnj7eqKY0qTTuSto2gw134+b3p4bFlXm3OMh2TccyuP6bSEObNVRMc7Pjn1OzKjf74QqJhvigy DG0LVeI5QImMr82hCS6pP/VFpht0wUC3Rg0J69JqfZYyqJMVrUK94d9i7SYU/qeZGdHS11vB+Hq 1SG5utFD1karKNM7ei6P1uqFCBGBrn7LiUlipESO3YFEOHrrB6NZZysJzGuuSMd9uhDFZXhemjE bTAQKsYvwbUr7hQ== X-Developer-Key: i=krzysztof.kozlowski@linaro.org; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B DTS coding style expects labels to be lowercase. No functional impact. Verified with comparing decompiled DTB (dtx_diff and fdtdump+diff). Reviewed-by: Neil Armstrong Signed-off-by: Krzysztof Kozlowski --- arch/arm64/boot/dts/qcom/sm8450.dtsi | 160 +++++++++++++++++--------------= ---- 1 file changed, 80 insertions(+), 80 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sm8450.dtsi b/arch/arm64/boot/dts/qco= m/sm8450.dtsi index 1b5dc5b8cecb94cc1ac637cb929ab0d25eeb0b7c..e2601ea4ce42936d53a6df50492= a3f361a44ef53 100644 --- a/arch/arm64/boot/dts/qcom/sm8450.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8450.dtsi @@ -51,23 +51,23 @@ cpus { #address-cells =3D <2>; #size-cells =3D <0>; =20 - CPU0: cpu@0 { + cpu0: cpu@0 { device_type =3D "cpu"; compatible =3D "qcom,kryo780"; reg =3D <0x0 0x0>; enable-method =3D "psci"; - next-level-cache =3D <&L2_0>; - power-domains =3D <&CPU_PD0>; + next-level-cache =3D <&l2_0>; + power-domains =3D <&cpu_pd0>; power-domain-names =3D "psci"; qcom,freq-domain =3D <&cpufreq_hw 0>; #cooling-cells =3D <2>; clocks =3D <&cpufreq_hw 0>; - L2_0: l2-cache { + l2_0: l2-cache { compatible =3D "cache"; cache-level =3D <2>; cache-unified; - next-level-cache =3D <&L3_0>; - L3_0: l3-cache { + next-level-cache =3D <&l3_0>; + l3_0: l3-cache { compatible =3D "cache"; cache-level =3D <3>; cache-unified; @@ -75,171 +75,171 @@ L3_0: l3-cache { }; }; =20 - CPU1: cpu@100 { + cpu1: cpu@100 { device_type =3D "cpu"; compatible =3D "qcom,kryo780"; reg =3D <0x0 0x100>; enable-method =3D "psci"; - next-level-cache =3D <&L2_100>; - power-domains =3D <&CPU_PD1>; + next-level-cache =3D <&l2_100>; + power-domains =3D <&cpu_pd1>; power-domain-names =3D "psci"; qcom,freq-domain =3D <&cpufreq_hw 0>; #cooling-cells =3D <2>; clocks =3D <&cpufreq_hw 0>; - L2_100: l2-cache { + l2_100: l2-cache { compatible =3D "cache"; cache-level =3D <2>; cache-unified; - next-level-cache =3D <&L3_0>; + next-level-cache =3D <&l3_0>; }; }; =20 - CPU2: cpu@200 { + cpu2: cpu@200 { device_type =3D "cpu"; compatible =3D "qcom,kryo780"; reg =3D <0x0 0x200>; enable-method =3D "psci"; - next-level-cache =3D <&L2_200>; - power-domains =3D <&CPU_PD2>; + next-level-cache =3D <&l2_200>; + power-domains =3D <&cpu_pd2>; power-domain-names =3D "psci"; qcom,freq-domain =3D <&cpufreq_hw 0>; #cooling-cells =3D <2>; clocks =3D <&cpufreq_hw 0>; - L2_200: l2-cache { + l2_200: l2-cache { compatible =3D "cache"; cache-level =3D <2>; cache-unified; - next-level-cache =3D <&L3_0>; + next-level-cache =3D <&l3_0>; }; }; =20 - CPU3: cpu@300 { + cpu3: cpu@300 { device_type =3D "cpu"; compatible =3D "qcom,kryo780"; reg =3D <0x0 0x300>; enable-method =3D "psci"; - next-level-cache =3D <&L2_300>; - power-domains =3D <&CPU_PD3>; + next-level-cache =3D <&l2_300>; + power-domains =3D <&cpu_pd3>; power-domain-names =3D "psci"; qcom,freq-domain =3D <&cpufreq_hw 0>; #cooling-cells =3D <2>; clocks =3D <&cpufreq_hw 0>; - L2_300: l2-cache { + l2_300: l2-cache { compatible =3D "cache"; cache-level =3D <2>; cache-unified; - next-level-cache =3D <&L3_0>; + next-level-cache =3D <&l3_0>; }; }; =20 - CPU4: cpu@400 { + cpu4: cpu@400 { device_type =3D "cpu"; compatible =3D "qcom,kryo780"; reg =3D <0x0 0x400>; enable-method =3D "psci"; - next-level-cache =3D <&L2_400>; - power-domains =3D <&CPU_PD4>; + next-level-cache =3D <&l2_400>; + power-domains =3D <&cpu_pd4>; power-domain-names =3D "psci"; qcom,freq-domain =3D <&cpufreq_hw 1>; #cooling-cells =3D <2>; clocks =3D <&cpufreq_hw 1>; - L2_400: l2-cache { + l2_400: l2-cache { compatible =3D "cache"; cache-level =3D <2>; cache-unified; - next-level-cache =3D <&L3_0>; + next-level-cache =3D <&l3_0>; }; }; =20 - CPU5: cpu@500 { + cpu5: cpu@500 { device_type =3D "cpu"; compatible =3D "qcom,kryo780"; reg =3D <0x0 0x500>; enable-method =3D "psci"; - next-level-cache =3D <&L2_500>; - power-domains =3D <&CPU_PD5>; + next-level-cache =3D <&l2_500>; + power-domains =3D <&cpu_pd5>; power-domain-names =3D "psci"; qcom,freq-domain =3D <&cpufreq_hw 1>; #cooling-cells =3D <2>; clocks =3D <&cpufreq_hw 1>; - L2_500: l2-cache { + l2_500: l2-cache { compatible =3D "cache"; cache-level =3D <2>; cache-unified; - next-level-cache =3D <&L3_0>; + next-level-cache =3D <&l3_0>; }; }; =20 - CPU6: cpu@600 { + cpu6: cpu@600 { device_type =3D "cpu"; compatible =3D "qcom,kryo780"; reg =3D <0x0 0x600>; enable-method =3D "psci"; - next-level-cache =3D <&L2_600>; - power-domains =3D <&CPU_PD6>; + next-level-cache =3D <&l2_600>; + power-domains =3D <&cpu_pd6>; power-domain-names =3D "psci"; qcom,freq-domain =3D <&cpufreq_hw 1>; #cooling-cells =3D <2>; clocks =3D <&cpufreq_hw 1>; - L2_600: l2-cache { + l2_600: l2-cache { compatible =3D "cache"; cache-level =3D <2>; cache-unified; - next-level-cache =3D <&L3_0>; + next-level-cache =3D <&l3_0>; }; }; =20 - CPU7: cpu@700 { + cpu7: cpu@700 { device_type =3D "cpu"; compatible =3D "qcom,kryo780"; reg =3D <0x0 0x700>; enable-method =3D "psci"; - next-level-cache =3D <&L2_700>; - power-domains =3D <&CPU_PD7>; + next-level-cache =3D <&l2_700>; + power-domains =3D <&cpu_pd7>; power-domain-names =3D "psci"; qcom,freq-domain =3D <&cpufreq_hw 2>; #cooling-cells =3D <2>; clocks =3D <&cpufreq_hw 2>; - L2_700: l2-cache { + l2_700: l2-cache { compatible =3D "cache"; cache-level =3D <2>; cache-unified; - next-level-cache =3D <&L3_0>; + next-level-cache =3D <&l3_0>; }; }; =20 cpu-map { cluster0 { core0 { - cpu =3D <&CPU0>; + cpu =3D <&cpu0>; }; =20 core1 { - cpu =3D <&CPU1>; + cpu =3D <&cpu1>; }; =20 core2 { - cpu =3D <&CPU2>; + cpu =3D <&cpu2>; }; =20 core3 { - cpu =3D <&CPU3>; + cpu =3D <&cpu3>; }; =20 core4 { - cpu =3D <&CPU4>; + cpu =3D <&cpu4>; }; =20 core5 { - cpu =3D <&CPU5>; + cpu =3D <&cpu5>; }; =20 core6 { - cpu =3D <&CPU6>; + cpu =3D <&cpu6>; }; =20 core7 { - cpu =3D <&CPU7>; + cpu =3D <&cpu7>; }; }; }; @@ -247,7 +247,7 @@ core7 { idle-states { entry-method =3D "psci"; =20 - LITTLE_CPU_SLEEP_0: cpu-sleep-0-0 { + little_cpu_sleep_0: cpu-sleep-0-0 { compatible =3D "arm,idle-state"; idle-state-name =3D "silver-rail-power-collapse"; arm,psci-suspend-param =3D <0x40000004>; @@ -257,7 +257,7 @@ LITTLE_CPU_SLEEP_0: cpu-sleep-0-0 { local-timer-stop; }; =20 - BIG_CPU_SLEEP_0: cpu-sleep-1-0 { + big_cpu_sleep_0: cpu-sleep-1-0 { compatible =3D "arm,idle-state"; idle-state-name =3D "gold-rail-power-collapse"; arm,psci-suspend-param =3D <0x40000004>; @@ -269,7 +269,7 @@ BIG_CPU_SLEEP_0: cpu-sleep-1-0 { }; =20 domain-idle-states { - CLUSTER_SLEEP_0: cluster-sleep-0 { + cluster_sleep_0: cluster-sleep-0 { compatible =3D "domain-idle-state"; arm,psci-suspend-param =3D <0x41000044>; entry-latency-us =3D <1050>; @@ -277,7 +277,7 @@ CLUSTER_SLEEP_0: cluster-sleep-0 { min-residency-us =3D <5309>; }; =20 - CLUSTER_SLEEP_1: cluster-sleep-1 { + cluster_sleep_1: cluster-sleep-1 { compatible =3D "domain-idle-state"; arm,psci-suspend-param =3D <0x4100c344>; entry-latency-us =3D <2700>; @@ -323,57 +323,57 @@ psci { compatible =3D "arm,psci-1.0"; method =3D "smc"; =20 - CPU_PD0: power-domain-cpu0 { + cpu_pd0: power-domain-cpu0 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_PD>; - domain-idle-states =3D <&LITTLE_CPU_SLEEP_0>; + power-domains =3D <&cluster_pd>; + domain-idle-states =3D <&little_cpu_sleep_0>; }; =20 - CPU_PD1: power-domain-cpu1 { + cpu_pd1: power-domain-cpu1 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_PD>; - domain-idle-states =3D <&LITTLE_CPU_SLEEP_0>; + power-domains =3D <&cluster_pd>; + domain-idle-states =3D <&little_cpu_sleep_0>; }; =20 - CPU_PD2: power-domain-cpu2 { + cpu_pd2: power-domain-cpu2 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_PD>; - domain-idle-states =3D <&LITTLE_CPU_SLEEP_0>; + power-domains =3D <&cluster_pd>; + domain-idle-states =3D <&little_cpu_sleep_0>; }; =20 - CPU_PD3: power-domain-cpu3 { + cpu_pd3: power-domain-cpu3 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_PD>; - domain-idle-states =3D <&LITTLE_CPU_SLEEP_0>; + power-domains =3D <&cluster_pd>; + domain-idle-states =3D <&little_cpu_sleep_0>; }; =20 - CPU_PD4: power-domain-cpu4 { + cpu_pd4: power-domain-cpu4 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_PD>; - domain-idle-states =3D <&BIG_CPU_SLEEP_0>; + power-domains =3D <&cluster_pd>; + domain-idle-states =3D <&big_cpu_sleep_0>; }; =20 - CPU_PD5: power-domain-cpu5 { + cpu_pd5: power-domain-cpu5 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_PD>; - domain-idle-states =3D <&BIG_CPU_SLEEP_0>; + power-domains =3D <&cluster_pd>; + domain-idle-states =3D <&big_cpu_sleep_0>; }; =20 - CPU_PD6: power-domain-cpu6 { + cpu_pd6: power-domain-cpu6 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_PD>; - domain-idle-states =3D <&BIG_CPU_SLEEP_0>; + power-domains =3D <&cluster_pd>; + domain-idle-states =3D <&big_cpu_sleep_0>; }; =20 - CPU_PD7: power-domain-cpu7 { + cpu_pd7: power-domain-cpu7 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_PD>; - domain-idle-states =3D <&BIG_CPU_SLEEP_0>; + power-domains =3D <&cluster_pd>; + domain-idle-states =3D <&big_cpu_sleep_0>; }; =20 - CLUSTER_PD: power-domain-cpu-cluster0 { + cluster_pd: power-domain-cpu-cluster0 { #power-domain-cells =3D <0>; - domain-idle-states =3D <&CLUSTER_SLEEP_0>, <&CLUSTER_SLEEP_1>; + domain-idle-states =3D <&cluster_sleep_0>, <&cluster_sleep_1>; }; }; =20 @@ -4354,7 +4354,7 @@ apps_rsc: rsc@17a00000 { qcom,drv-id =3D <2>; qcom,tcs-config =3D , , , ; - power-domains =3D <&CLUSTER_PD>; + power-domains =3D <&cluster_pd>; =20 apps_bcm_voter: bcm-voter { compatible =3D "qcom,bcm-voter"; --=20 2.43.0