From nobody Tue Nov 26 06:48:54 2024 Received: from mail-ej1-f46.google.com (mail-ej1-f46.google.com [209.85.218.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3620E1FAC35 for ; Mon, 21 Oct 2024 13:02:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729515776; cv=none; b=PPdjgreBn1YF4jPv9jlygcvB6vKbpWwLPlxFJsVL6aHs9MPZTlE72hwgREMMJzpZyRN+yIzyTjNpND0+pIFyMK+mDTQO5GX5Wtr7JQxVkETXgnGhGNrmVmGXTth3Qr+yts2IiDqjhNQ06KR3/pbPW6VK16m2gFpvwlnVCGRKCG0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729515776; c=relaxed/simple; bh=oXqTxF9VWK8spgNkRuVzdppEVicpI+c/R0Ca6Sd5358=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=LR/zqyaa+HFk50oO5ixvdv61O7k41zeAzc93nD4PoPupBNlpWHwY7/JigsXTm3JrF/XrOpCDBzP1xU3KQLth4o7msyokM6wkfhLBt3u+gwkiWUOJecQ5LKzoFg7Rb3VrV4mxGOq+pE8UpFs1hlEqC7JApW/SI4AyuCZKFlBG3GU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com; spf=pass smtp.mailfrom=baylibre.com; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b=fpg6TLno; arc=none smtp.client-ip=209.85.218.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=baylibre.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b="fpg6TLno" Received: by mail-ej1-f46.google.com with SMTP id a640c23a62f3a-a9a3dc089d8so616891066b.3 for ; Mon, 21 Oct 2024 06:02:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1729515771; x=1730120571; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=LJ2LCg07GYlBH6GupA4iFYXClhhNkNEGEenRcEJ0yFM=; b=fpg6TLnowc6uCs61eWJNO09Zb6dlc75ROxAoQTjZrNQ8Y1VjeJXQSvyUwviMF1e6Tr 9HqHBVDzpTXgN2QYdDJDP4BgMCzyAyVyNw+3lYLGT1BpATG+N0HyBGtfZwuDUq4vahBI CwsLXnxELhhwRSzlGlNtT5ofLabJdGBuviKV8UoGYmWEnZj8rTaRlPzGI2sj0vqGBb8/ g2l/Jfmra3avTDNapp1xh3xxVhnDsLb3RnHfPuRIF+Ns6je/36voW4cCTFpUVZd+dde6 j/EPSYv2JNNP6A/I0Wz1jy4GRVbxwF+m13Lu1d7jKgEMIXj72oInDxEDSEC8Xt2yRJZS 7tEQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1729515771; x=1730120571; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=LJ2LCg07GYlBH6GupA4iFYXClhhNkNEGEenRcEJ0yFM=; b=gn9TcnEA/eCfqJSP2fNopcJazrWslg+uHN9C1yTtcsk3xBAAOC0r5pnW+vTsG3DJNl VboerUIBKYlaaSJ9ZS7DI77aW1lErfeITSCp8UCEXtOX2DT3ovDPSojQOfDcetcYYwcp mBb840CVdB0Xpu3xc4z1zKofBSCbWN09BKyY11zUFUcpz3CAKqMbReHi9R/Q0K3RtFSj /JUJM04U6xUoE4tzZFXFogzbYs3PaYB2+nMAoM5eHe56mVkgya7QRDWKH1a4P+mVxyjm anN7OzTUygiyBZm8tiHxXl6gZ8lwn3uGRvFo5/CJoPKLAmYRgBcHeJ8iiitI4E8Z5Sar K11A== X-Forwarded-Encrypted: i=1; AJvYcCU+7/zpoBeG3NXGFDy03hwXqwVhshCYJjyEVZJi3xOJW6KxQGwhJmgXVagk6nuLExOXoAMREwoK4DRPfxE=@vger.kernel.org X-Gm-Message-State: AOJu0YxJ58VuWQ/szvS7BZKwtRstXaULH8gjrJN75PEqWgIgAD8MmgJ3 va41a6GShVJ9on8EZ/PdKDnzPMNNlqgCts/NSyqvxvm/aKDLGpCpd0XEbIo17TMyuT5r81Rcz2z 7nhc= X-Google-Smtp-Source: AGHT+IFZ5uGNLM8bq4gI2PcPzrLtzeswE16SNAze5hedsX/YoKVGkdMHiiglNRj9LenMGSxHpmCx7w== X-Received: by 2002:a17:907:3d90:b0:a86:82e2:8c64 with SMTP id a640c23a62f3a-a9a69b75728mr1243432466b.35.1729515771365; Mon, 21 Oct 2024 06:02:51 -0700 (PDT) Received: from neptune.lan ([188.27.132.100]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a9a91370e33sm202310366b.120.2024.10.21.06.02.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 21 Oct 2024 06:02:50 -0700 (PDT) From: Alexandru Ardelean To: linux-iio@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Cc: jic23@kernel.org, krzk+dt@kernel.org, robh@kernel.org, lars@metafoo.de, michael.hennerich@analog.com, gstols@baylibre.com, dlechner@baylibre.com, Alexandru Ardelean Subject: [PATCH 6/6] iio: adc: ad7606: add support for AD760{7,8,9} parts Date: Mon, 21 Oct 2024 16:02:21 +0300 Message-ID: <20241021130221.1469099-7-aardelean@baylibre.com> X-Mailer: git-send-email 2.46.1 In-Reply-To: <20241021130221.1469099-1-aardelean@baylibre.com> References: <20241021130221.1469099-1-aardelean@baylibre.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable The AD7607, AD7608 and AD7609 are some older parts of the AD7606 family. They are hardware-only, meaning that they don't have any registers accessible via SPI or Parallel interface. They are more similar to the AD7605-4 part, which is supported by the 'ad7606' driver, and are configurable via GPIOs. Like the AD7605-4 part, all 3 parts have 2 CONVST (Conversion Start) pins (CONVST A and CONVST B). But in practice, these should be tied together to make reading of samples easier via a serial line. The AD7607 has an 14-bit resolution and AD7608 & AD7609 have an 18-bit resolution. The main difference between the AD7608 & AD7609 is that the AD7609 has a larger range (=C2=B110V & =C2=B120V) vs the =C2=B15V & =C2=B11= 0V ranges for AD7608. However, unlike AD7605-4 part, these 3 parts have oversampling which is configurable (like for the AD7606 in HW-mode) via GPIOs. Datasheet: https://www.analog.com/media/en/technical-documentation/data-she= ets/ad7607.pdf Datasheet: https://www.analog.com/media/en/technical-documentation/data-she= ets/ad7608.pdf Datasheet: https://www.analog.com/media/en/technical-documentation/data-she= ets/ad7609.pdf Signed-off-by: Alexandru Ardelean --- drivers/iio/adc/ad7606.c | 108 +++++++++++++++++++++++++++++++++++ drivers/iio/adc/ad7606.h | 3 + drivers/iio/adc/ad7606_par.c | 6 ++ drivers/iio/adc/ad7606_spi.c | 42 ++++++++++++++ 4 files changed, 159 insertions(+) diff --git a/drivers/iio/adc/ad7606.c b/drivers/iio/adc/ad7606.c index 115c27ae02f3..4204b91da7db 100644 --- a/drivers/iio/adc/ad7606.c +++ b/drivers/iio/adc/ad7606.c @@ -73,6 +73,14 @@ static const unsigned int ad7606_16bit_sw_scale_avail[3]= [2] =3D { { 0, 76293 }, { 0, 152588 }, { 0, 305176 } }; =20 +static const unsigned int ad7607_hw_scale_avail[2][2] =3D { + { 0, 610352 }, { 1, 220703 } +}; + +static const unsigned int ad7609_hw_scale_avail[2][2] =3D { + { 0, 152588 }, { 0, 305176 } +}; + static const unsigned int ad7606_oversampling_avail[7] =3D { 1, 2, 4, 8, 16, 32, 64, }; @@ -113,6 +121,30 @@ static const struct iio_chan_spec ad7606_channels_18bi= t[] =3D { AD7606_CHANNEL(7, 18), }; =20 +static const struct iio_chan_spec ad7607_channels[] =3D { + IIO_CHAN_SOFT_TIMESTAMP(8), + AD7606_CHANNEL(0, 14), + AD7606_CHANNEL(1, 14), + AD7606_CHANNEL(2, 14), + AD7606_CHANNEL(3, 14), + AD7606_CHANNEL(4, 14), + AD7606_CHANNEL(5, 14), + AD7606_CHANNEL(6, 14), + AD7606_CHANNEL(7, 14), +}; + +static const struct iio_chan_spec ad7608_channels[] =3D { + IIO_CHAN_SOFT_TIMESTAMP(8), + AD7606_CHANNEL(0, 18), + AD7606_CHANNEL(1, 18), + AD7606_CHANNEL(2, 18), + AD7606_CHANNEL(3, 18), + AD7606_CHANNEL(4, 18), + AD7606_CHANNEL(5, 18), + AD7606_CHANNEL(6, 18), + AD7606_CHANNEL(7, 18), +}; + /* * The current assumption that this driver makes for AD7616, is that it's * working in Hardware Mode with Serial, Burst and Sequencer modes activat= ed. @@ -149,6 +181,12 @@ static int ad7606c_16bit_chan_scale_setup(struct ad760= 6_state *st, struct iio_chan_spec *chan, int ch); static int ad7606_16bit_chan_scale_setup(struct ad7606_state *st, struct iio_chan_spec *chan, int ch); +static int ad7607_chan_scale_setup(struct ad7606_state *st, + struct iio_chan_spec *chan, int ch); +static int ad7608_chan_scale_setup(struct ad7606_state *st, + struct iio_chan_spec *chan, int ch); +static int ad7609_chan_scale_setup(struct ad7606_state *st, + struct iio_chan_spec *chan, int ch); =20 const struct ad7606_chip_info ad7605_4_info =3D { .channels =3D ad7605_channels, @@ -215,6 +253,39 @@ const struct ad7606_chip_info ad7606c_16_info =3D { }; EXPORT_SYMBOL_NS_GPL(ad7606c_16_info, IIO_AD7606); =20 +const struct ad7606_chip_info ad7607_info =3D { + .channels =3D ad7607_channels, + .name =3D "ad7607", + .num_adc_channels =3D 8, + .num_channels =3D 9, + .oversampling_avail =3D ad7606_oversampling_avail, + .oversampling_num =3D ARRAY_SIZE(ad7606_oversampling_avail), + .scale_setup_cb =3D ad7607_chan_scale_setup, +}; +EXPORT_SYMBOL_NS_GPL(ad7607_info, IIO_AD7606); + +const struct ad7606_chip_info ad7608_info =3D { + .channels =3D ad7608_channels, + .name =3D "ad7608", + .num_adc_channels =3D 8, + .num_channels =3D 9, + .oversampling_avail =3D ad7606_oversampling_avail, + .oversampling_num =3D ARRAY_SIZE(ad7606_oversampling_avail), + .scale_setup_cb =3D ad7608_chan_scale_setup, +}; +EXPORT_SYMBOL_NS_GPL(ad7608_info, IIO_AD7606); + +const struct ad7606_chip_info ad7609_info =3D { + .channels =3D ad7608_channels, + .name =3D "ad7609", + .num_adc_channels =3D 8, + .num_channels =3D 9, + .oversampling_avail =3D ad7606_oversampling_avail, + .oversampling_num =3D ARRAY_SIZE(ad7606_oversampling_avail), + .scale_setup_cb =3D ad7609_chan_scale_setup, +}; +EXPORT_SYMBOL_NS_GPL(ad7609_info, IIO_AD7606); + const struct ad7606_chip_info ad7606c_18_info =3D { .channels =3D ad7606_channels_18bit, .name =3D "ad7606c18", @@ -441,6 +512,39 @@ static int ad7606c_16bit_chan_scale_setup(struct ad760= 6_state *st, return 0; } =20 +static int ad7607_chan_scale_setup(struct ad7606_state *st, + struct iio_chan_spec *chan, int ch) +{ + struct ad7606_chan_scale *cs =3D &st->chan_scales[ch]; + + cs->range =3D 0; + cs->scale_avail =3D ad7607_hw_scale_avail; + cs->num_scales =3D ARRAY_SIZE(ad7607_hw_scale_avail); + return 0; +} + +static int ad7608_chan_scale_setup(struct ad7606_state *st, + struct iio_chan_spec *chan, int ch) +{ + struct ad7606_chan_scale *cs =3D &st->chan_scales[ch]; + + cs->range =3D 0; + cs->scale_avail =3D ad7606_18bit_hw_scale_avail; + cs->num_scales =3D ARRAY_SIZE(ad7606_18bit_hw_scale_avail); + return 0; +} + +static int ad7609_chan_scale_setup(struct ad7606_state *st, + struct iio_chan_spec *chan, int ch) +{ + struct ad7606_chan_scale *cs =3D &st->chan_scales[ch]; + + cs->range =3D 0; + cs->scale_avail =3D ad7609_hw_scale_avail; + cs->num_scales =3D ARRAY_SIZE(ad7609_hw_scale_avail); + return 0; +} + static int ad7606_reg_access(struct iio_dev *indio_dev, unsigned int reg, unsigned int writeval, @@ -610,6 +714,7 @@ static int ad7606_scan_direct(struct iio_dev *indio_dev= , unsigned int ch, *val =3D st->data.buf32[ch]; break; case 16: + case 14: *val =3D st->data.buf16[ch]; break; default: @@ -624,6 +729,9 @@ static int ad7606_scan_direct(struct iio_dev *indio_dev= , unsigned int ch, case 16: *val =3D sign_extend32(st->data.buf16[ch], 15); break; + case 14: + *val =3D sign_extend32(st->data.buf16[ch], 13); + break; default: ret =3D -EINVAL; break; diff --git a/drivers/iio/adc/ad7606.h b/drivers/iio/adc/ad7606.h index 32c6f776c5df..998814a92b82 100644 --- a/drivers/iio/adc/ad7606.h +++ b/drivers/iio/adc/ad7606.h @@ -237,6 +237,9 @@ extern const struct ad7606_chip_info ad7606_4_info; extern const struct ad7606_chip_info ad7606b_info; extern const struct ad7606_chip_info ad7606c_16_info; extern const struct ad7606_chip_info ad7606c_18_info; +extern const struct ad7606_chip_info ad7607_info; +extern const struct ad7606_chip_info ad7608_info; +extern const struct ad7606_chip_info ad7609_info; extern const struct ad7606_chip_info ad7616_info; =20 #ifdef CONFIG_PM_SLEEP diff --git a/drivers/iio/adc/ad7606_par.c b/drivers/iio/adc/ad7606_par.c index 4e729777d373..a25182a3daa7 100644 --- a/drivers/iio/adc/ad7606_par.c +++ b/drivers/iio/adc/ad7606_par.c @@ -211,6 +211,9 @@ static const struct platform_device_id ad7606_driver_id= s[] =3D { { .name =3D "ad7606-6", .driver_data =3D (kernel_ulong_t)&ad7606_6_info, = }, { .name =3D "ad7606-8", .driver_data =3D (kernel_ulong_t)&ad7606_8_info, = }, { .name =3D "ad7606b", .driver_data =3D (kernel_ulong_t)&ad7606b_info, }, + { .name =3D "ad7607", .driver_data =3D (kernel_ulong_t)&ad7607_info, }, + { .name =3D "ad7608", .driver_data =3D (kernel_ulong_t)&ad7608_info, }, + { .name =3D "ad7609", .driver_data =3D (kernel_ulong_t)&ad7609_info, }, { } }; MODULE_DEVICE_TABLE(platform, ad7606_driver_ids); @@ -221,6 +224,9 @@ static const struct of_device_id ad7606_of_match[] =3D { { .compatible =3D "adi,ad7606-6", .data =3D &ad7606_6_info }, { .compatible =3D "adi,ad7606-8", .data =3D &ad7606_8_info }, { .compatible =3D "adi,ad7606b", .data =3D &ad7606b_info }, + { .compatible =3D "adi,ad7607", .data =3D &ad7607_info }, + { .compatible =3D "adi,ad7608", .data =3D &ad7608_info }, + { .compatible =3D "adi,ad7609", .data =3D &ad7609_info }, { } }; MODULE_DEVICE_TABLE(of, ad7606_of_match); diff --git a/drivers/iio/adc/ad7606_spi.c b/drivers/iio/adc/ad7606_spi.c index 44c6031e9e9a..0662300cde8d 100644 --- a/drivers/iio/adc/ad7606_spi.c +++ b/drivers/iio/adc/ad7606_spi.c @@ -132,6 +132,19 @@ static int ad7606_spi_read_block(struct device *dev, return 0; } =20 +static int ad7606_spi_read_block14to16(struct device *dev, + int count, void *buf) +{ + struct spi_device *spi =3D to_spi_device(dev); + struct spi_transfer xfer =3D { + .bits_per_word =3D 14, + .len =3D count * sizeof(u16), + .rx_buf =3D buf, + }; + + return spi_sync_transfer(spi, &xfer, 1); +} + static int ad7606_spi_read_block18to32(struct device *dev, int count, void *buf) { @@ -325,6 +338,14 @@ static const struct ad7606_bus_ops ad7606_spi_bops =3D= { .read_block =3D ad7606_spi_read_block, }; =20 +static const struct ad7606_bus_ops ad7607_spi_bops =3D { + .read_block =3D ad7606_spi_read_block14to16, +}; + +static const struct ad7606_bus_ops ad7608_spi_bops =3D { + .read_block =3D ad7606_spi_read_block18to32, +}; + static const struct ad7606_bus_ops ad7616_spi_bops =3D { .read_block =3D ad7606_spi_read_block, .reg_read =3D ad7606_spi_reg_read, @@ -387,6 +408,21 @@ static const struct ad7606_bus_info ad7606c_18_bus_inf= o =3D { .bops =3D &ad7606c_18_spi_bops, }; =20 +static const struct ad7606_bus_info ad7607_bus_info =3D { + .chip_info =3D &ad7607_info, + .bops =3D &ad7607_spi_bops, +}; + +static const struct ad7606_bus_info ad7608_bus_info =3D { + .chip_info =3D &ad7608_info, + .bops =3D &ad7608_spi_bops, +}; + +static const struct ad7606_bus_info ad7609_bus_info =3D { + .chip_info =3D &ad7609_info, + .bops =3D &ad7608_spi_bops, +}; + static const struct ad7606_bus_info ad7616_bus_info =3D { .chip_info =3D &ad7616_info, .bops =3D &ad7616_spi_bops, @@ -408,6 +444,9 @@ static const struct spi_device_id ad7606_id_table[] =3D= { { "ad7606b", (kernel_ulong_t)&ad7606b_bus_info }, { "ad7606c-16", (kernel_ulong_t)&ad7606c_16_bus_info }, { "ad7606c-18", (kernel_ulong_t)&ad7606c_18_bus_info }, + { "ad7607", (kernel_ulong_t)&ad7607_bus_info }, + { "ad7608", (kernel_ulong_t)&ad7608_bus_info }, + { "ad7609", (kernel_ulong_t)&ad7609_bus_info }, { "ad7616", (kernel_ulong_t)&ad7616_bus_info }, { } }; @@ -421,6 +460,9 @@ static const struct of_device_id ad7606_of_match[] =3D { { .compatible =3D "adi,ad7606b", .data =3D &ad7606b_bus_info }, { .compatible =3D "adi,ad7606c-16", .data =3D &ad7606c_16_bus_info }, { .compatible =3D "adi,ad7606c-18", .data =3D &ad7606c_18_bus_info }, + { .compatible =3D "adi,ad7607", .data =3D &ad7607_bus_info }, + { .compatible =3D "adi,ad7608", .data =3D &ad7608_bus_info }, + { .compatible =3D "adi,ad7609", .data =3D &ad7609_bus_info }, { .compatible =3D "adi,ad7616", .data =3D &ad7616_bus_info }, { } }; --=20 2.46.1