From nobody Tue Nov 26 11:26:17 2024 Received: from mail-pl1-f172.google.com (mail-pl1-f172.google.com [209.85.214.172]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A0B021922E2 for ; Fri, 18 Oct 2024 09:11:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.172 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729242713; cv=none; b=jR0tm42qJeaMFgbn3P2QT2iTNIBMc/vYYsqnUVdX/HsdjNtYWg8d016wpiUZrCSZPqgHen8a++ByhNJOB71oDA8D606ki+vXNfqls9TP1Zcv43KrE8hUOTLL97gG0O5dDYz6iiqwdDRJueELaUw6oS1tZx8kP/kG8AX6tVBoh7I= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729242713; c=relaxed/simple; bh=tG6YhzlTGIreNbErkabD4IDbbTrsSViWd67RLxSnw0Y=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References; b=pszgxYf3r3s8duRHb+xpRstobs0iTVCaiFrMd+X/pw8M6eOJ5x3Y+TCdyQhu2UBwHPi3VbAOHpLY5SzZFPaH51MXWV047R3sVkup0AgNq3fbbHVkkPqBpqqoJs63BvGzaaj7fRc6ayvRrro8qnqCqRfvv/wtSORvLLD+7R4/EgE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=huaqin.corp-partner.google.com; spf=pass smtp.mailfrom=huaqin.corp-partner.google.com; dkim=pass (2048-bit key) header.d=huaqin-corp-partner-google-com.20230601.gappssmtp.com header.i=@huaqin-corp-partner-google-com.20230601.gappssmtp.com header.b=rhcH6GpO; arc=none smtp.client-ip=209.85.214.172 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=huaqin.corp-partner.google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=huaqin.corp-partner.google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=huaqin-corp-partner-google-com.20230601.gappssmtp.com header.i=@huaqin-corp-partner-google-com.20230601.gappssmtp.com header.b="rhcH6GpO" Received: by mail-pl1-f172.google.com with SMTP id d9443c01a7336-20c78a10eb3so2050925ad.0 for ; Fri, 18 Oct 2024 02:11:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=huaqin-corp-partner-google-com.20230601.gappssmtp.com; s=20230601; t=1729242711; x=1729847511; darn=vger.kernel.org; h=references:in-reply-to:message-id:date:subject:cc:to:from:from:to :cc:subject:date:message-id:reply-to; bh=iEsUo4lrwpljoR0FPBQuFvw1WkkxvZeqCHqf7QaSpZM=; b=rhcH6GpO9GvlERGGyT8uVUHhFMn6jUa9Kcrm0mmAuB51YXzb2lN1+ux/zT8PYUZNje z3KZW9OrpBXrqNApM729fj/MPTadmzJE/XwBg4XCwGo+xRkG0Fo/HWZRIvua2Ra7+qwn os48/kpzypgTixg1zj6jJMYSCVElmBhhZwzkex7I3G644u6q5e6gkCTtdmbnpbGxmE4A 8zBIhIC9ShZkgSHvO1joWmrDtG5jQ1AvLazQz3IdDwIx5E2WRXOLvahlJJ3yySBCVAhW nm1C+Gpjbb3Ro5zaDTL1f2+jawEOoAUeuru1/94Tw9r+nAmnt1ji7FyRzTXI32jhwRw3 oRVw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1729242711; x=1729847511; h=references:in-reply-to:message-id:date:subject:cc:to:from :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=iEsUo4lrwpljoR0FPBQuFvw1WkkxvZeqCHqf7QaSpZM=; b=eFrVpOq9I1QG5fVJRUAjjKmxXnLic2FlvSRblC+rzamgCcYIYZzn5LQNFKXVnQHhqf bG1DQ3dHOpxMrGZjXxPaBsMf8ThMh/G1d9D7JNpn/780XjtKg7l+kZp4xFfyryiDokQA xLaf2VI7i/9zJD9LMFnzqrkVKXlzeCWCIqSSN3YYBxAu1wZCAEKoWqbMEG7XbVD/CzC4 I767C6rUr+COG6ueEfXqJQ0mQlO+QzZbHill8cYn1GbtQXteptbqXmZZablIkwVn68PR om/Yr+3K/1My8AUZEK1AgumZXVqgUoQLyoKtdeJVxnXIXkUWnXPFySMGkl+41wAmOFF0 7TiQ== X-Forwarded-Encrypted: i=1; AJvYcCXwNfEnov59XEVTCWkKy1+kqRsGHt9+R/1gomVX+cB9dXeK/w98gWJLT0qWfyWeabzIXUiIu3rx6j27EG0=@vger.kernel.org X-Gm-Message-State: AOJu0YzXlFaGdlGglfSn4L2+G1fHhhw9KRe5TEXC0aV4uZL4/O6mJDeB aZvM2A3dnHoOymjozb/NXWFhP3MxLm6rRgl8RXi8l8RdDNvfDMSOdo704/1YlSY= X-Google-Smtp-Source: AGHT+IHCJSXnH2e/abEV/Wv8/vRj6XKID20CEDw3D0Xf9MusYELPDkoXIFjOA/U2OAaCR0QCKEtFIw== X-Received: by 2002:a17:902:e807:b0:20b:a2b8:1863 with SMTP id d9443c01a7336-20e5a7a3339mr9956855ad.3.1729242710981; Fri, 18 Oct 2024 02:11:50 -0700 (PDT) Received: from ubuntu.huaqin.com ([116.66.212.162]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-20e5a747925sm8659115ad.71.2024.10.18.02.11.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 18 Oct 2024 02:11:50 -0700 (PDT) From: Zhengqiao Xia To: devicetree@vger.kernel.or, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org Cc: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, matthias.bgg@gmail.com, angelogioacchino.delregno@collabora.com, wenst@chromium.org, hsinyi@chromium.org, sean.wang@mediatek.com, Zhengqiao Xia Subject: [PATCH v2 1/3] dt-bindings: arm: mediatek: Add MT8186 Chinchou Chromebook Date: Fri, 18 Oct 2024 17:11:33 +0800 Message-Id: <20241018091135.17075-2-xiazhengqiao@huaqin.corp-partner.google.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20241018091135.17075-1-xiazhengqiao@huaqin.corp-partner.google.com> References: <20241018091135.17075-1-xiazhengqiao@huaqin.corp-partner.google.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Add an entry for the MT8186 based Chinchou Chromebook, also known as the ASUS Chromebook CZ12 Flip (CZ1204F) and CZ12(CZ1204C). Signed-off-by: Zhengqiao Xia --- .../devicetree/bindings/arm/mediatek.yaml | 28 +++++++++++++++++++ 1 file changed, 28 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/mediatek.yaml b/Document= ation/devicetree/bindings/arm/mediatek.yaml index 1d4bb50fcd8d..3efab59b8a73 100644 --- a/Documentation/devicetree/bindings/arm/mediatek.yaml +++ b/Documentation/devicetree/bindings/arm/mediatek.yaml @@ -239,6 +239,34 @@ properties: - enum: - mediatek,mt8183-pumpkin - const: mediatek,mt8183 + - description: Google Chinchou (Asus Chromebook CZ1104CM2A/CZ1204CM2= A) + items: + - const: google,chinchou-sku0 + - const: google,chinchou-sku2 + - const: google,chinchou-sku4 + - const: google,chinchou-sku5 + - const: google,chinchou + - const: mediatek,mt8186 + - description: Google Chinchou (Asus Chromebook CZ1104FM2A/CZ1204FM2= A/CZ1104CM2A/CZ1204CM2A) + items: + - const: google,chinchou-sku1 + - const: google,chinchou-sku17 + - const: google,chinchou-sku3 + - const: google,chinchou-sku6 + - const: google,chinchou-sku7 + - const: google,chinchou-sku20 + - const: google,chinchou-sku22 + - const: google,chinchou-sku23 + - const: google,chinchou + - const: mediatek,mt8186 + - description: Google Chinchou360 (Asus Chromebook CZ1104FM2A/CZ1204= FM2A Flip) + items: + - const: google,chinchou-sku16 + - const: google,chinchou-sku18 + - const: google,chinchou-sku19 + - const: google,chinchou-sku21 + - const: google,chinchou + - const: mediatek,mt8186 - description: Google Magneton (Lenovo IdeaPad Slim 3 Chromebook (14= M868)) items: - const: google,steelix-sku393219 --=20 2.17.1 From nobody Tue Nov 26 11:26:17 2024 Received: from mail-pl1-f175.google.com (mail-pl1-f175.google.com [209.85.214.175]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 49E7F192585 for ; Fri, 18 Oct 2024 09:11:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.175 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729242718; cv=none; b=aBkTwrPtETkvEhsC8rfD065vz4itd/H5YsFrxctH0fvgMnzpOa7B9AuoOjqIs/xN1YazAkofx/wxIVZjSRjqUc3BCdTmzMb3D2IGF8ilJs+dhVsI43M35/IMaQHvauvjdclcpINdgYP+CZgJGsjzJvCUtviy+6gHfdpLO8tkfFU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729242718; c=relaxed/simple; bh=jlVPW9urZrR98gmlwfaDkm+8c6S64ZaJbSdI9NthFlU=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References; b=kzpMOIA6efL2ItoYpF6n08+2HPvJipst+jtsorjXrkLkdtqTKfzvep5WpdY00uGxgg+KU6rN4aRqcyonNnXoeZB2xO7JLE5XrMoMpshBKNZC722wE23JhEa7EPiJMq9f2hjc/uBwlP6I7dzL+OBoYgEe6jjsWafiu+mPLbw8Oyw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=huaqin.corp-partner.google.com; spf=pass smtp.mailfrom=huaqin.corp-partner.google.com; dkim=pass (2048-bit key) header.d=huaqin-corp-partner-google-com.20230601.gappssmtp.com header.i=@huaqin-corp-partner-google-com.20230601.gappssmtp.com header.b=y/yEiFah; arc=none smtp.client-ip=209.85.214.175 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=huaqin.corp-partner.google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=huaqin.corp-partner.google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=huaqin-corp-partner-google-com.20230601.gappssmtp.com header.i=@huaqin-corp-partner-google-com.20230601.gappssmtp.com header.b="y/yEiFah" Received: by mail-pl1-f175.google.com with SMTP id d9443c01a7336-20cd73feaabso1506845ad.0 for ; Fri, 18 Oct 2024 02:11:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=huaqin-corp-partner-google-com.20230601.gappssmtp.com; s=20230601; t=1729242715; x=1729847515; darn=vger.kernel.org; h=references:in-reply-to:message-id:date:subject:cc:to:from:from:to :cc:subject:date:message-id:reply-to; bh=Js96B82vpvasO7dH54aWNj4yi7wPO0A7/Og4/faXgF0=; b=y/yEiFah7Uj02VXWquo/fykkuaj5vogz6yQdlhOUQvl3gqkYk31jBWpuir1/3C+vLw 1qU17g9mqcrZBUVr61biFrHEEBsHY8xxRJ+gzDapTu6q243Epq6e9o42801W2NF6CaG/ Z34hR45B30YjMrZqPC1wCVfxIY3kJZ3I85L/8mWHJYZGG3/TYEEERKocwjKw+uBpP5ZD 9BFdOFKni4pIZf3pa//MfzUrKnoC9nSdOV6KQHqGv2TIlGJFOn0+2PexB7/+3sha4wI9 jdADmhpR+ZZOUMbBDDxVjNCeeXlboCo7JJ4B+Ulw5qYoqkW+0d2+xPbRm9WhRaT2a9xj NmQQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1729242715; x=1729847515; h=references:in-reply-to:message-id:date:subject:cc:to:from :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=Js96B82vpvasO7dH54aWNj4yi7wPO0A7/Og4/faXgF0=; b=sPPdxKHiHwH6fG2ocnASCza+TWiDq35yAvtIZhFhm8VEK0hGQDUgXVU3XB3PG/NDL3 Kfbxjw7TBRRqJX5wBvPpoLW7fKM+feX0YBukHfPm+Lme3tvRFQMlVYFPmhspSeJ0ADSA 5Cyoj5Zq0sjJEJe0MPK0yPDewEvW0tfDjhEQB82zT0UixWrTaSiQT8Ozvq7SSJsCXchJ kuCYj3zhUs4OIxOXmwpc+42ltozOIQnOR8BlwNQgje1k4LOnSY7noDEyd947Tym1p1e5 dn+Bi5B2w8rfC7EXYYRxphaGgCc2J2L8Rz9X0R6IIHT+wG1AINRDqudItvAkR9hyQdEM YQ5w== X-Forwarded-Encrypted: i=1; AJvYcCXz1hs4JaNTM6cNFGa5h1Fz92JbPlsWkrUS9bYhzqxK5bOP+4ZdCWW3oQkWZ/3rK9k3BYuQ9jMKX88vCOk=@vger.kernel.org X-Gm-Message-State: AOJu0YyX+I/fN/1yaDcPK0z/54JOrlGZ1IGrhqvZMstFwIxyHpCMGMxm R43WObASXf/hGybP47UZbGmJYqoCQS/EsHSpUjoV/uzQuwNUZd2SxsQV06oYd5w= X-Google-Smtp-Source: AGHT+IGSAC/Nvepkh3x2DbZKLwbgK0Pqtd70a5tGyETkUmgXPcdC4iEF1WcXQvN/frbK4vEd1t9Iug== X-Received: by 2002:a17:902:da8f:b0:20c:9285:e951 with SMTP id d9443c01a7336-20e5a71b46dmr10654425ad.3.1729242715535; Fri, 18 Oct 2024 02:11:55 -0700 (PDT) Received: from ubuntu.huaqin.com ([116.66.212.162]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-20e5a747925sm8659115ad.71.2024.10.18.02.11.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 18 Oct 2024 02:11:55 -0700 (PDT) From: Zhengqiao Xia To: devicetree@vger.kernel.or, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org Cc: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, matthias.bgg@gmail.com, angelogioacchino.delregno@collabora.com, wenst@chromium.org, hsinyi@chromium.org, sean.wang@mediatek.com, Zhengqiao Xia Subject: [PATCH v2 2/3] arm64: dts: mediatek: Add MT8186 Chinchou Chromebooks Date: Fri, 18 Oct 2024 17:11:34 +0800 Message-Id: <20241018091135.17075-3-xiazhengqiao@huaqin.corp-partner.google.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20241018091135.17075-1-xiazhengqiao@huaqin.corp-partner.google.com> References: <20241018091135.17075-1-xiazhengqiao@huaqin.corp-partner.google.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" MT8186 chinchou, known as ASUS Chromebook CZ12 Flip (CZ1204F) and CZ12(CZ1204C), is a MT8186 based laptop. It is based on the "corsola" design.It includes chinchou and chinchou360, including LTE, stylus, touchscreen combinations. Signed-off-by: Zhengqiao Xia --- arch/arm64/boot/dts/mediatek/Makefile | 3 + .../mediatek/mt8186-corsola-chinchou-sku0.dts | 18 + .../mediatek/mt8186-corsola-chinchou-sku1.dts | 35 ++ .../mt8186-corsola-chinchou-sku16.dts | 29 ++ .../dts/mediatek/mt8186-corsola-chinchou.dtsi | 321 ++++++++++++++++++ 5 files changed, 406 insertions(+) create mode 100644 arch/arm64/boot/dts/mediatek/mt8186-corsola-chinchou-sk= u0.dts create mode 100644 arch/arm64/boot/dts/mediatek/mt8186-corsola-chinchou-sk= u1.dts create mode 100644 arch/arm64/boot/dts/mediatek/mt8186-corsola-chinchou-sk= u16.dts create mode 100644 arch/arm64/boot/dts/mediatek/mt8186-corsola-chinchou.dt= si diff --git a/arch/arm64/boot/dts/mediatek/Makefile b/arch/arm64/boot/dts/me= diatek/Makefile index 8fd7b2bb7a15..0db7770e8907 100644 --- a/arch/arm64/boot/dts/mediatek/Makefile +++ b/arch/arm64/boot/dts/mediatek/Makefile @@ -55,6 +55,9 @@ dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8183-kukui-kodama-sku3= 2.dtb dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8183-kukui-krane-sku0.dtb dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8183-kukui-krane-sku176.dtb dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8183-pumpkin.dtb +dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8186-corsola-chinchou-sku0.dtb +dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8186-corsola-chinchou-sku1.dtb +dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8186-corsola-chinchou-sku16.dtb dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8186-corsola-magneton-sku393216.dtb dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8186-corsola-magneton-sku393217.dtb dtb-$(CONFIG_ARCH_MEDIATEK) +=3D mt8186-corsola-magneton-sku393218.dtb diff --git a/arch/arm64/boot/dts/mediatek/mt8186-corsola-chinchou-sku0.dts = b/arch/arm64/boot/dts/mediatek/mt8186-corsola-chinchou-sku0.dts new file mode 100644 index 000000000000..5d012bc4ff0d --- /dev/null +++ b/arch/arm64/boot/dts/mediatek/mt8186-corsola-chinchou-sku0.dts @@ -0,0 +1,18 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/* + * Copyright 2024 Google LLC + */ + +/dts-v1/; +#include "mt8186-corsola-chinchou.dtsi" + +/ { + model =3D "Google chinchou CZ1104CM2A/CZ1204CM2A"; + compatible =3D "google,chinchou-sku0", "google,chinchou-sku2", + "google,chinchou-sku4", "google,chinchou-sku5", + "google,chinchou", "mediatek,mt8186"; +}; + +&gpio_keys { + status =3D "disabled"; +}; diff --git a/arch/arm64/boot/dts/mediatek/mt8186-corsola-chinchou-sku1.dts = b/arch/arm64/boot/dts/mediatek/mt8186-corsola-chinchou-sku1.dts new file mode 100644 index 000000000000..c18f473f6a0f --- /dev/null +++ b/arch/arm64/boot/dts/mediatek/mt8186-corsola-chinchou-sku1.dts @@ -0,0 +1,35 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/* + * Copyright 2024 Google LLC + */ + +/dts-v1/; +#include "mt8186-corsola-chinchou.dtsi" + +/ { + model =3D "Google chinchou CZ1104FM2A/CZ1204FM2A/CZ1104CM2A/CZ1204CM2A"; + compatible =3D "google,chinchou-sku1", "google,chinchou-sku17", + "google,chinchou-sku3", "google,chinchou-sku6", + "google,chinchou-sku7", "google,chinchou-sku20", + "google,chinchou-sku22", "google,chinchou-sku23", + "google,chinchou", "mediatek,mt8186"; +}; + +&gpio_keys { + status =3D "disabled"; +}; + +&i2c1 { + i2c-scl-internal-delay-ns =3D <10000>; + + touchscreen: touchscreen@41 { + compatible =3D "ilitek,ili2901"; + reg =3D <0x41>; + interrupts-extended =3D <&pio 12 IRQ_TYPE_LEVEL_LOW>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&touchscreen_pins>; + reset-gpios =3D <&pio 60 GPIO_ACTIVE_LOW>; + vccio-supply =3D <&pp1800_tchscr_report_disable>; + vcc33-supply =3D <&pp3300_z2>; + }; +}; diff --git a/arch/arm64/boot/dts/mediatek/mt8186-corsola-chinchou-sku16.dts= b/arch/arm64/boot/dts/mediatek/mt8186-corsola-chinchou-sku16.dts new file mode 100644 index 000000000000..eb377de1fcde --- /dev/null +++ b/arch/arm64/boot/dts/mediatek/mt8186-corsola-chinchou-sku16.dts @@ -0,0 +1,29 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/* + * Copyright 2024 Google LLC + */ + +/dts-v1/; +#include "mt8186-corsola-chinchou.dtsi" + +/ { + model =3D "Google chinchou CZ1104FM2A/CZ1204FM2A"; + compatible =3D "google,chinchou-sku16", "google,chinchou-sku18", + "google,chinchou-sku19", "google,chinchou-sku21", + "google,chinchou", "mediatek,mt8186"; +}; + +&i2c1 { + i2c-scl-internal-delay-ns =3D <10000>; + + touchscreen: touchscreen@41 { + compatible =3D "ilitek,ili2901"; + reg =3D <0x41>; + interrupts-extended =3D <&pio 12 IRQ_TYPE_LEVEL_LOW>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&touchscreen_pins>; + reset-gpios =3D <&pio 60 GPIO_ACTIVE_LOW>; + vccio-supply =3D <&pp1800_tchscr_report_disable>; + vcc33-supply =3D <&pp3300_z2>; + }; +}; diff --git a/arch/arm64/boot/dts/mediatek/mt8186-corsola-chinchou.dtsi b/ar= ch/arm64/boot/dts/mediatek/mt8186-corsola-chinchou.dtsi new file mode 100644 index 000000000000..389f8b66e968 --- /dev/null +++ b/arch/arm64/boot/dts/mediatek/mt8186-corsola-chinchou.dtsi @@ -0,0 +1,321 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/* + * Copyright 2024 Google LLC + */ + +/dts-v1/; +#include "mt8186-corsola.dtsi" + +/ { + /delete-node/ speaker-codec; + + pp1000_edpbrdg: regulator-pp1000-edpbrdg { + compatible =3D "regulator-fixed"; + regulator-name =3D "pp1000_edpbrdg"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&en_pp1000_edpbrdg>; + enable-active-high; + regulator-boot-on; + gpio =3D <&pio 29 GPIO_ACTIVE_HIGH>; + vin-supply =3D <&pp3300_z2>; + }; + + pp1800_edpbrdg_dx: regulator-pp1800-edpbrdg-dx { + compatible =3D "regulator-fixed"; + regulator-name =3D "pp1800_edpbrdg_dx"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&en_pp1800_edpbrdg>; + enable-active-high; + regulator-boot-on; + gpio =3D <&pio 30 GPIO_ACTIVE_HIGH>; + vin-supply =3D <&mt6366_vio18_reg>; + }; + + pp3300_edp_dx: regulator-pp3300-edp-dx { + compatible =3D "regulator-fixed"; + regulator-name =3D "pp3300_edp_dx"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&en_pp3300_edpbrdg>; + enable-active-high; + regulator-boot-on; + gpio =3D <&pio 31 GPIO_ACTIVE_HIGH>; + vin-supply =3D <&pp3300_z2>; + }; + + pp1800_tchscr_report_disable: regulator-pp1800-tchscr-report-disable { + compatible =3D "regulator-fixed"; + regulator-name =3D "pp1800_tchscr_report_disable"; + pinctrl-names =3D "default"; + regulator-boot-on; + pinctrl-0 =3D <&touch_pin_report>; + gpio =3D <&pio 37 GPIO_ACTIVE_LOW>; + }; +}; + +&dsi_out { + remote-endpoint =3D <&anx7625_in>; +}; + +&i2c0 { + clock-frequency =3D <400000>; + + anx_bridge: anx7625@58 { + compatible =3D "analogix,anx7625"; + reg =3D <0x58>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&anx7625_pins>; + enable-gpios =3D <&pio 96 GPIO_ACTIVE_HIGH>; + reset-gpios =3D <&pio 98 GPIO_ACTIVE_HIGH>; + vdd10-supply =3D <&pp1000_edpbrdg>; + vdd18-supply =3D <&pp1800_edpbrdg_dx>; + vdd33-supply =3D <&pp3300_edp_dx>; + analogix,lane0-swing =3D /bits/ 8 <0x70 0x30>; + analogix,lane1-swing =3D /bits/ 8 <0x70 0x30>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + anx7625_in: endpoint { + remote-endpoint =3D <&dsi_out>; + data-lanes =3D <0 1 2 3>; + }; + }; + + port@1 { + reg =3D <1>; + + anx7625_out: endpoint { + remote-endpoint =3D <&panel_in>; + }; + }; + }; + + aux-bus { + panel: panel { + compatible =3D "edp-panel"; + power-supply =3D <&pp3300_disp_x>; + backlight =3D <&backlight_lcd0>; + + port { + panel_in: endpoint { + remote-endpoint =3D <&anx7625_out>; + }; + }; + }; + }; + }; +}; + +&i2c2 { + /delete-node/ trackpad@15; + + touchpad@15 { + compatible =3D "hid-over-i2c"; + reg =3D <0x15>; + interrupts-extended =3D <&pio 11 IRQ_TYPE_LEVEL_LOW>; + post-power-on-delay-ms =3D <10>; + hid-descr-addr =3D <0x0001>; + vdd-supply =3D <&pp3300_s3>; + wakeup-source; + }; +}; + +&i2c5 { + clock-frequency =3D <400000>; + /delete-node/ codec@1a; + + rt5650: rt5650@1a { + compatible =3D "realtek,rt5650"; + reg =3D <0x1a>; + avdd-supply =3D <&mt6366_vio18_reg>; + cpvdd-supply =3D <&mt6366_vio18_reg>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&rt1019p_pins_default>; + cbj-sleeve-gpios =3D <&pio 150 GPIO_ACTIVE_HIGH>; + interrupt-parent =3D <&pio>; + interrupts =3D <17 IRQ_TYPE_EDGE_BOTH>; + #sound-dai-cells =3D <0>; + realtek,dmic1-data-pin =3D <2>; + realtek,jd-mode =3D <2>; + }; +}; + +&i2c_tunnel { + /delete-node/ sbs-battery@b; + + battery: sbs-battery@f { + compatible =3D "sbs,sbs-battery"; + reg =3D <0xf>; + sbs,i2c-retry-count =3D <2>; + sbs,poll-retry-count =3D <1>; + }; +}; + +&keyboard_controller { + keypad,num-columns =3D <15>; + + function-row-physmap =3D < + MATRIX_KEY(0x00, 0x02, 0) /* T1 */ + MATRIX_KEY(0x03, 0x02, 0) /* T2 */ + MATRIX_KEY(0x02, 0x02, 0) /* T3 */ + MATRIX_KEY(0x01, 0x02, 0) /* T4 */ + MATRIX_KEY(0x03, 0x04, 0) /* T5 */ + MATRIX_KEY(0x02, 0x04, 0) /* T6 */ + MATRIX_KEY(0x01, 0x04, 0) /* T7 */ + MATRIX_KEY(0x02, 0x09, 0) /* T8 */ + MATRIX_KEY(0x01, 0x09, 0) /* T9 */ + MATRIX_KEY(0x00, 0x04, 0) /* T10 */ + MATRIX_KEY(0x00, 0x01, 0) /* T11 */ + MATRIX_KEY(0x01, 0x05, 0) /* T12 */ + >; + + linux,keymap =3D < + CROS_STD_MAIN_KEYMAP + MATRIX_KEY(0x00, 0x02, KEY_BACK) /* T1 */ + MATRIX_KEY(0x03, 0x02, KEY_REFRESH) /* T2 */ + MATRIX_KEY(0x02, 0x02, KEY_ZOOM) /* T3 */ + MATRIX_KEY(0x01, 0x02, KEY_SCALE) /* T4 */ + MATRIX_KEY(0x03, 0x04, KEY_SYSRQ) /* T5 */ + MATRIX_KEY(0x02, 0x04, KEY_BRIGHTNESSDOWN) /* T6 */ + MATRIX_KEY(0x01, 0x04, KEY_BRIGHTNESSUP) /* T7 */ + MATRIX_KEY(0x02, 0x09, KEY_MUTE) /* T8 */ + MATRIX_KEY(0x01, 0x09, KEY_VOLUMEDOWN) /* T9 */ + MATRIX_KEY(0x00, 0x04, KEY_VOLUMEUP) /* T10 */ + MATRIX_KEY(0x00, 0x01, KEY_MICMUTE) /* T11 */ + MATRIX_KEY(0x01, 0x05, KEY_CONTROLPANEL) /* T12 */ + MATRIX_KEY(0x03, 0x05, KEY_PREVIOUSSONG) /* T13 */ + MATRIX_KEY(0x00, 0x09, KEY_PLAYPAUSE) /* T14 */ + MATRIX_KEY(0x00, 0x0b, KEY_NEXTSONG) /* T15 */ + MATRIX_KEY(0x03, 0x00, KEY_LEFTMETA) /* Search*/ + MATRIX_KEY(0x01, 0x0e, KEY_LEFTCTRL) /* Left Control*/ + MATRIX_KEY(0x06, 0x0d, KEY_LEFTALT) /* Left ALT*/ + MATRIX_KEY(0x03, 0x0e, KEY_RIGHTCTRL) /* Right Control*/ + MATRIX_KEY(0x06, 0x0a, KEY_BACKSLASH) /* BACKSLASH*/ + >; +}; + +&mmc1_pins_default { + pins-clk { + drive-strength =3D ; + }; + + pins-cmd-dat { + drive-strength =3D ; + }; +}; + +&mmc1_pins_uhs { + pins-clk { + drive-strength =3D ; + }; + + pins-cmd-dat { + drive-strength =3D ; + }; +}; + +&pen_insert { + wakeup-event-action =3D ; +}; + +&pio { + anx7625_pins: anx7625-pins { + pins-int { + pinmux =3D ; + input-enable; + bias-disable; + }; + + pins-reset { + pinmux =3D ; + output-low; + }; + + pins-power-en { + pinmux =3D ; + output-low; + }; + }; + + en_pp1000_edpbrdg: pp1000-edpbrdg-en-pins { + pins-vreg-en { + pinmux =3D ; + output-low; + }; + }; + + en_pp1800_edpbrdg: pp1800-edpbrdg-en-pins { + pins-vreg-en { + pinmux =3D ; + output-low; + }; + }; + + en_pp3300_edpbrdg: pp3300-edpbrdg-en-pins { + pins-vreg-en { + pinmux =3D ; + output-low; + }; + }; + + touch_pin_report: pin-report-pins { + pins-touch-en { + pinmux =3D ; + output-low; + }; + }; +}; + +&sound { + compatible =3D "mediatek,mt8186-mt6366-rt5650-sound"; + model =3D "mt8186_rt5650"; + mediatek,adsp =3D <&adsp>; + + audio-routing =3D + "Headphone", "HPOL", + "Headphone", "HPOR", + "IN1P", "Headset Mic", + "IN1N", "Headset Mic", + "Speakers", "SPOL", + "Speakers", "SPOR", + "HDMI1", "TX"; + + hs-playback-dai-link { + codec { + sound-dai =3D <&rt5650>; + }; + }; + + hs-capture-dai-link { + codec { + sound-dai =3D <&rt5650>; + }; + }; + + spk-share-dai-link { + }; + + spk-hdmi-playback-dai-link { + codec { + sound-dai =3D <&it6505dptx>; + }; + }; +}; + +&touchscreen_pins { + /delete-node/ pins-report-sw; +}; + +&wifi_enable_pin { + pins-wifi-enable { + pinmux =3D ; + }; +}; + +&wifi_pwrseq { + reset-gpios =3D <&pio 51 GPIO_ACTIVE_LOW>; +}; --=20 2.17.1 From nobody Tue Nov 26 11:26:17 2024 Received: from mail-pl1-f174.google.com (mail-pl1-f174.google.com [209.85.214.174]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C338E19046E for ; Fri, 18 Oct 2024 09:12:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.174 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729242729; cv=none; b=WD0/tMap3bq57yDP2HIE2Qikfkf5aXsJUiiww0sbTzikfC8RQxkRabJnlK2xGgfga+UZa5arAHGiv8bdeQMWQHV/cOSHlGulmJXEyTrGhxqgxTEB3MAdhAHtKnPHo8aWfAO0PVA6xl3T8LophUuve7mvr8jpmvpcwKPAMTNOhaU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729242729; c=relaxed/simple; bh=03Qb5hxKK7rAKMhBjn9jT6mqUqatJTsr8tb5L6OSVI8=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References; b=NSfUHwNkBpqlnYT2NkPCy3ddm4kfaqnINYLg5TFf0qgOwelB4Y864yb7RRoRzr0D8cHMEY5QtoqbNzFU6milS0pnrn+zLSFLxmKNFEtqBvuM0B9HT01LwIu4AdZLsKEUZsdRbgqGE+rpxdl+SFGLckv3PHJEEtGgj9KujxrihdM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=huaqin.corp-partner.google.com; spf=pass smtp.mailfrom=huaqin.corp-partner.google.com; dkim=pass (2048-bit key) header.d=huaqin-corp-partner-google-com.20230601.gappssmtp.com header.i=@huaqin-corp-partner-google-com.20230601.gappssmtp.com header.b=Wb9Ig4F+; arc=none smtp.client-ip=209.85.214.174 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=huaqin.corp-partner.google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=huaqin.corp-partner.google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=huaqin-corp-partner-google-com.20230601.gappssmtp.com header.i=@huaqin-corp-partner-google-com.20230601.gappssmtp.com header.b="Wb9Ig4F+" Received: by mail-pl1-f174.google.com with SMTP id d9443c01a7336-20c53efc14fso817485ad.0 for ; Fri, 18 Oct 2024 02:12:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=huaqin-corp-partner-google-com.20230601.gappssmtp.com; s=20230601; t=1729242727; x=1729847527; darn=vger.kernel.org; h=references:in-reply-to:message-id:date:subject:cc:to:from:from:to :cc:subject:date:message-id:reply-to; bh=XkkT1YK08fvvBnsXdekTj1dlk1F6WdJ88gbC//Uv2Rg=; b=Wb9Ig4F+FkCJHzPERxhBJaw7t9DYxB11HMONuXk6TTXi4itNQQLAQ3bPw/lG/VkIQJ HZrtKM0HjNX8m5q+t4ZbyCkRr/5l7C5medRpFOjqFA+xMHPC09A9Uh1rwr/TfunwagEo TJ/fIHaWHcIFExg58XAX3OAhB5fETQJxzGUk8y9XoLc7o7uwFtBgz/f3Fp6YT7TG/3yo d7Pkv7HZwvZNTsGtjEL7nWMqcrmh737ZGQM1BAqxHpfvOFmvH0WbJN5xU/kG8JWF128t V8NgHUMTa+kz74cvyxgm7ekKvWeAd/ijzhKfZ4Yqt8TnG1CSZ7ubAvj6UKJrY0PUjF90 6XRw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1729242727; x=1729847527; h=references:in-reply-to:message-id:date:subject:cc:to:from :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=XkkT1YK08fvvBnsXdekTj1dlk1F6WdJ88gbC//Uv2Rg=; b=ulWqKRL5th8oEDs6sMe1bTdk7I70FNOTD5StVSvh22IepSRrDGQaaj/I4UfnviLe9L y9y4DQkgy6bzVPT9r5Lc4M07/XEIgn3Vu9CuMEUXU3dpbi+R7elzpL0rglTF6tYQjbKX 0XYOSHLg1JpZR6I6bnYrZ+NGEk9NX1oLz3rLKFF/HZIxwhWM7Lc7F9MX2jYOald7fawX Npwp7Wjvwp7hc0HJBeEL9WFJxRhwQKWtWWLUKxy7BslV0e2I3EMByJ3ZbN1oxmUecyNX B7wAdrB4JVIy7mt/tnkFQvA0cFyqOhB+MKxb/W1mAewBG++fdna6+XUpVlKL5yvNuCQr 1obQ== X-Forwarded-Encrypted: i=1; AJvYcCX3fmCaLhoA93fQB+fb9+XSCcZaGLku881fTcLczCARx6nmpeI9zl43hoEXljFzdZcv+psiXQ09qoCKfZE=@vger.kernel.org X-Gm-Message-State: AOJu0YwLTktf0EAKRRIu1ooEuuDUxyiRXslOeWbn0+FxlDnn77ygMDXK RGu9zMK2qwQsAIhI3/GtNdnWlns00gkoihGdVf7/aB01Q9DT3iJi9pM8SnX614w= X-Google-Smtp-Source: AGHT+IFU+OdYH5faJbm1npPyrHUQPkpVpJnW6eLNvXvJK6fIKzyxq5xuE0uIanU+RLnHqk+9JzTcBw== X-Received: by 2002:a17:902:db0f:b0:20b:b93f:2fec with SMTP id d9443c01a7336-20e5a8aedd8mr10397965ad.8.1729242727131; Fri, 18 Oct 2024 02:12:07 -0700 (PDT) Received: from ubuntu.huaqin.com ([116.66.212.162]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-20e5a747925sm8659115ad.71.2024.10.18.02.12.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 18 Oct 2024 02:12:06 -0700 (PDT) From: Zhengqiao Xia To: devicetree@vger.kernel.or, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org Cc: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, matthias.bgg@gmail.com, angelogioacchino.delregno@collabora.com, wenst@chromium.org, hsinyi@chromium.org, sean.wang@mediatek.com, Zhengqiao Xia Subject: [PATCH v2 3/3] arm64: dts: mediatek: Add exton node for DP bridge Date: Fri, 18 Oct 2024 17:11:35 +0800 Message-Id: <20241018091135.17075-4-xiazhengqiao@huaqin.corp-partner.google.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20241018091135.17075-1-xiazhengqiao@huaqin.corp-partner.google.com> References: <20241018091135.17075-1-xiazhengqiao@huaqin.corp-partner.google.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Add exton node for DP bridge to make the display work properly. Signed-off-by: Zhengqiao Xia --- arch/arm64/boot/dts/mediatek/mt8186-corsola.dtsi | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8186-corsola.dtsi b/arch/arm64/= boot/dts/mediatek/mt8186-corsola.dtsi index 682c6ad2574d..943837f20377 100644 --- a/arch/arm64/boot/dts/mediatek/mt8186-corsola.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8186-corsola.dtsi @@ -424,6 +424,7 @@ ovdd-supply =3D <&mt6366_vsim2_reg>; pwr18-supply =3D <&pp1800_dpbrdg_dx>; reset-gpios =3D <&pio 177 GPIO_ACTIVE_HIGH>; + extcon =3D <&usbc_extcon>; =20 ports { #address-cells =3D <1>; @@ -1656,6 +1657,11 @@ try-power-role =3D "source"; }; }; + + usbc_extcon: extcon0 { + compatible =3D "google,extcon-usbc-cros-ec"; + google,usb-port-id =3D <0>; + }; }; }; =20 --=20 2.17.1