From nobody Tue Nov 26 15:25:57 2024 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 19D0FDF71; Thu, 17 Oct 2024 03:00:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729134042; cv=none; b=L9xGyQubcl/qzMukfxW6RW1oS+YBh+/BisYHJQbXEKHcwYGejP2i0AZG+BSCgBTw6OtxwXlIZCOKOEjFiuVDY/KO3NpplhnaxB7Ii2GSZG0bqlmSAqnCRwpJzM+hO4tcrzBniijYkZDiYKgtqWvmYRNKGLcL/PaMNudYYKPmh3w= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729134042; c=relaxed/simple; bh=xGEwmkYFPa9Wb9ZJu3HuNlGKSxz0/uhaACPh1lVgNH0=; h=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type; b=DZhk+4OSlcq9KBv0Z60PiD5pb5c+3Khr9iyn2s8HHkNv1oZMktc3nhZEwG6/qgKh5vANXqXdFMdNnpubrO9u6swELysL2nndu/RlhrYbFFk+QlDitVcLdJV+f8etCQF5IoiMT32L7d985tdKV2SUs+p8nj21ZOmYJVgsn3JR5z0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=hl3LlGcb; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="hl3LlGcb" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 49GIFxsX001755; Thu, 17 Oct 2024 03:00:26 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:message-id :mime-version:subject:to; s=qcppdkim1; bh=nDFT+7Zmfk6Ot/n8G4q25v GNUaxexECvnBql7Swc2OI=; b=hl3LlGcbJZfp8llD0RimkOv9quTp4rc6DIoPny sf8nVdFfZSii05YLy+JXtYZtZUpN1UDhUtu9ePeGyXlFSazDw1kQr8GEvdGnuRs8 hKkSkTXB7sW8SSkfnln+7sHaxAkfog7Fv6BYNto30AA+S5r0ic5EppQhug2rJJaz LQnyZD70e6VBW+q6dav04cTsQesYzpOI9shHGE9ExGvUepHskvPkJWFx4peT33qw RKTRvHjeGL/lV/4JOBF5cvRDHPwP2ZdGKaCZxAmWeVO4+kKG+dXBnrOZG1iiCXd5 he6swXHINu5XSZB2N5aDqXJjs3WUMJXLYDNKb5l2lJzrdcmQ== Received: from nalasppmta02.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 42ajm592q7-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 17 Oct 2024 03:00:25 +0000 (GMT) Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com [10.47.97.35]) by NALASPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 49H30Psf005489 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 17 Oct 2024 03:00:25 GMT Received: from jiegan-gv.qualcomm.com (10.80.80.8) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Wed, 16 Oct 2024 20:00:21 -0700 From: Jie Gan To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: , , , , Tingwei Zhang , Jinlong Mao , Tao Zhang Subject: [PATCH] arm64: dts: qcom: Add coresight nodes for QCS615 Date: Thu, 17 Oct 2024 11:00:05 +0800 Message-ID: <20241017030005.893203-1-quic_jiegan@quicinc.com> X-Mailer: git-send-email 2.34.1 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01c.na.qualcomm.com (10.47.97.35) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: XTJf8sKVfY0LRV1Mx6X-704h5_EGiliQ X-Proofpoint-ORIG-GUID: XTJf8sKVfY0LRV1Mx6X-704h5_EGiliQ X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 mlxlogscore=927 mlxscore=0 impostorscore=0 lowpriorityscore=0 malwarescore=0 priorityscore=1501 spamscore=0 suspectscore=0 clxscore=1015 phishscore=0 bulkscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2409260000 definitions=main-2410170020 Content-Type: text/plain; charset="utf-8" Add following coresight components on QCS615, EUD, TMC/ETF, TPDM, dynamic Funnel, TPDA, Replicator and ETM. Signed-off-by: Jie Gan --- Already checked by command:dtbs_check W=3D1. Dependencies: 1. Depends on qcs615 base dtsi change: https://lore.kernel.org/all/20240926-add_initial_support_for_qcs615-v3-5-e3= 7617e91c62@quicinc.com/ 2. Depends on qcs615 AOSS_QMP change: https://lore.kernel.org/linux-arm-msm/20241017025313.2028120-4-quic_chunkai= d@quicinc.com/ --- arch/arm64/boot/dts/qcom/qcs615.dtsi | 1632 ++++++++++++++++++++++++++ 1 file changed, 1632 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/qcs615.dtsi b/arch/arm64/boot/dts/qco= m/qcs615.dtsi index 856b40e20cf3..87cca5de018e 100644 --- a/arch/arm64/boot/dts/qcom/qcs615.dtsi +++ b/arch/arm64/boot/dts/qcom/qcs615.dtsi @@ -202,6 +202,18 @@ l3_0: l3-cache { }; }; =20 + dummy_eud: dummy_sink { + compatible =3D "arm,coresight-dummy-sink"; + + in-ports { + port { + eud_in: endpoint { + remote-endpoint =3D <&replicator_swao_out1>; + }; + }; + }; + }; + idle-states { entry-method =3D "psci"; =20 @@ -488,6 +500,1626 @@ qup_uart0_rx: qup-uart0-rx-state { }; }; =20 + stm@6002000 { + compatible =3D "arm,coresight-stm", "arm,primecell"; + reg =3D <0x0 0x6002000 0x0 0x1000>, + <0x0 0x16280000 0x0 0x180000>; + reg-names =3D "stm-base", + "stm-stimulus-base"; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + stm_out: endpoint { + remote-endpoint =3D <&funnel_in0_in7>; + }; + }; + }; + }; + + tpda@6004000 { + compatible =3D "qcom,coresight-tpda", "arm,primecell"; + reg =3D <0x0 0x6004000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + tpda_qdss_in0: endpoint { + remote-endpoint =3D <&tpdm_center_out>; + }; + }; + + port@4 { + reg =3D <4>; + + tpda_qdss_in4: endpoint { + remote-endpoint =3D <&funnel_monaq_out>; + }; + }; + + port@5 { + reg =3D <5>; + + tpda_qdss_in5: endpoint { + remote-endpoint =3D <&funnel_ddr_0_out>; + }; + }; + + port@6 { + reg =3D <6>; + + tpda_qdss_in6: endpoint { + remote-endpoint =3D <&funnel_turing_out>; + }; + }; + + port@7 { + reg =3D <7>; + + tpda_qdss_in7: endpoint { + remote-endpoint =3D <&tpdm_vsense_out>; + }; + }; + + port@8 { + reg =3D <8>; + + tpda_qdss_in8: endpoint { + remote-endpoint =3D <&tpdm_dcc_out>; + }; + }; + + port@9 { + reg =3D <9>; + + tpda_qdss_in9: endpoint { + remote-endpoint =3D <&tpdm_prng_out>; + }; + }; + + port@b { + reg =3D <11>; + + tpda_qdss_in11: endpoint { + remote-endpoint =3D <&tpdm_qm_out>; + }; + }; + + port@c { + reg =3D <12>; + + tpda_qdss_in12: endpoint { + remote-endpoint =3D <&tpdm_west_out>; + }; + }; + + port@d { + reg =3D <13>; + + tpda_qdss_in13: endpoint { + remote-endpoint =3D <&tpdm_pimem_out>; + }; + }; + }; + + out-ports { + port { + tpda_qdss_out: endpoint { + remote-endpoint =3D <&funnel_qatb_in>; + }; + }; + }; + }; + + funnel@6005000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x6005000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + funnel_qatb_in: endpoint { + remote-endpoint =3D <&tpda_qdss_out>; + }; + }; + }; + + out-ports { + port { + funnel_qatb_out: endpoint { + remote-endpoint =3D <&funnel_in0_in6>; + }; + }; + }; + }; + + cti@6010000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x6010000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + cti@6011000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x6011000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + cti@6012000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x6012000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + cti@6013000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x6013000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + cti@6014000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x6014000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + cti@6015000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x6015000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + cti@6016000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x6016000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + cti@6017000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x6017000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + cti@6018000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x6018000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + cti@6019000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x6019000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + cti@601a000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x601a000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + cti@601b000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x601b000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + cti@601c000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x601c000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + cti@601d000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x601d000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + cti@601e000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x601e000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + cti@601f000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x601f000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + funnel@6041000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x6041000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@6 { + reg =3D <6>; + + funnel_in0_in6: endpoint { + remote-endpoint =3D <&funnel_qatb_out>; + }; + }; + + port@7 { + reg =3D <7>; + + funnel_in0_in7: endpoint { + remote-endpoint =3D <&stm_out>; + }; + }; + }; + + out-ports { + port { + funnel_in0_out: endpoint { + remote-endpoint =3D <&funnel_merg_in0>; + }; + }; + }; + }; + + funnel@6042000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x6042000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@3 { + reg =3D <3>; + + funnel_in1_in3: endpoint { + remote-endpoint =3D <&replicator_swao_out0>; + }; + }; + + port@4 { + reg =3D <4>; + + funnel_in1_in4: endpoint { + remote-endpoint =3D <&tpdm_wcss_out>; + }; + }; + + port@7 { + reg =3D <7>; + + funnel_in1_in7: endpoint { + remote-endpoint =3D <&funnel_apss_merg_out>; + }; + }; + }; + + out-ports { + port { + funnel_in1_out: endpoint { + remote-endpoint =3D <&funnel_merg_in1>; + }; + }; + }; + }; + + funnel@6045000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x6045000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + funnel_merg_in0: endpoint { + remote-endpoint =3D <&funnel_in0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + funnel_merg_in1: endpoint { + remote-endpoint =3D <&funnel_in1_out>; + }; + }; + }; + + out-ports { + port { + funnel_merg_out: endpoint { + remote-endpoint =3D <&tmc_etf_in>; + }; + }; + }; + }; + + replicator@6046000 { + compatible =3D "arm,coresight-dynamic-replicator", "arm,primecell"; + reg =3D <0x0 0x6046000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + replicator0_in: endpoint { + remote-endpoint=3D <&tmc_etf_out>; + }; + }; + }; + + out-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@1 { + reg =3D <1>; + + replicator0_out1: endpoint { + remote-endpoint=3D <&replicator1_in>; + }; + }; + }; + }; + + tmc@6047000 { + compatible =3D "arm,coresight-tmc", "arm,primecell"; + reg =3D <0x0 0x6047000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + tmc_etf_in: endpoint { + remote-endpoint =3D <&funnel_merg_out>; + }; + }; + }; + + out-ports { + port { + tmc_etf_out: endpoint { + remote-endpoint =3D <&replicator0_in>; + }; + }; + }; + }; + + replicator@604a000 { + compatible =3D "arm,coresight-dynamic-replicator", "arm,primecell"; + reg =3D <0x0 0x604a000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + replicator1_in: endpoint { + remote-endpoint=3D <&replicator0_out1>; + }; + }; + }; + + out-ports { + port { + replicator1_out: endpoint { + remote-endpoint=3D <&funnel_swao_in6>; + }; + }; + }; + }; + + cti@683b000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x683b000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + tpdm@6840000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x6840000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <64>; + qcom,cmb-msrs-num =3D <32>; + status =3D "disabled"; + + out-ports { + port { + tpdm_vsense_out: endpoint { + remote-endpoint =3D <&tpda_qdss_in7>; + }; + }; + }; + }; + + tpdm@684c000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x684c000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <32>; + qcom,cmb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_prng_out: endpoint { + remote-endpoint =3D <&tpda_qdss_in9>; + }; + }; + }; + }; + + tpdm@6850000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x6850000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <64>; + qcom,cmb-msrs-num =3D <32>; + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_pimem_out: endpoint { + remote-endpoint =3D <&tpda_qdss_in13>; + }; + }; + }; + }; + + tpdm@6860000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x6860000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_turing_out: endpoint { + remote-endpoint =3D <&funnel_turing_in>; + }; + }; + }; + }; + + funnel@6861000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x6861000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + funnel_turing_in: endpoint { + remote-endpoint =3D <&tpdm_turing_out>; + }; + }; + }; + + out-ports { + port { + funnel_turing_out: endpoint { + remote-endpoint =3D <&tpda_qdss_in6>; + }; + }; + }; + }; + + cti@6867000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x6867000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + tpdm@6870000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x6870000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <32>; + qcom,cmb-msrs-num =3D <32>; + status =3D "disabled"; + + out-ports { + port { + tpdm_dcc_out: endpoint { + remote-endpoint =3D <&tpda_qdss_in8>; + }; + }; + }; + }; + + tpdm@699c000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x699c000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <32>; + qcom,cmb-msrs-num =3D <32>; + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + status =3D "disabled"; + + out-ports { + port { + tpdm_wcss_out: endpoint { + remote-endpoint =3D <&funnel_in1_in4>; + }; + }; + }; + }; + + tpdm@69c0000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x69c0000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_monaq_out: endpoint { + remote-endpoint =3D <&funnel_monaq_in>; + }; + }; + }; + }; + + funnel@69c3000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x69c3000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + funnel_monaq_in: endpoint { + remote-endpoint =3D <&tpdm_monaq_out>; + }; + }; + }; + + out-ports { + port { + funnel_monaq_out: endpoint { + remote-endpoint =3D <&tpda_qdss_in4>; + }; + }; + }; + }; + + tpdm@69d0000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x69d0000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + status =3D "disabled"; + + out-ports { + port { + tpdm_qm_out: endpoint { + remote-endpoint =3D <&tpda_qdss_in11>; + }; + }; + }; + }; + + tpdm@6a00000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x6a00000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + status =3D "disabled"; + + out-ports { + port { + tpdm_ddr_out: endpoint { + remote-endpoint =3D <&funnel_ddr_0_in>; + }; + }; + }; + }; + + cti@6a02000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x6a02000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + cti@6a03000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x6a03000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + cti@6a10000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x6a10000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + cti@6a11000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x6a11000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + funnel@6a05000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x6a05000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + funnel_ddr_0_in: endpoint { + remote-endpoint =3D <&tpdm_ddr_out>; + }; + }; + }; + + out-ports { + port { + funnel_ddr_0_out: endpoint { + remote-endpoint =3D <&tpda_qdss_in5>; + }; + }; + }; + }; + + tpda@6b01000 { + compatible =3D "qcom,coresight-tpda", "arm,primecell"; + reg =3D <0x0 0x6b01000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + tpda_swao_in0: endpoint { + remote-endpoint =3D <&tpdm_swao0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + tpda_swao_in1: endpoint { + remote-endpoint =3D <&tpdm_swao1_out>; + }; + + }; + }; + + out-ports { + port { + tpda_swao_out: endpoint { + remote-endpoint =3D <&funnel_swao_in7>; + }; + }; + }; + }; + + tpdm@6b02000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x6b02000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <64>; + qcom,cmb-msrs-num =3D <32>; + status =3D "disabled"; + + out-ports { + port { + tpdm_swao0_out: endpoint { + remote-endpoint =3D <&tpda_swao_in0>; + }; + }; + }; + }; + + tpdm@6b03000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x6b03000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + status =3D "disabled"; + + out-ports { + port { + tpdm_swao1_out: endpoint { + remote-endpoint =3D <&tpda_swao_in1>; + }; + }; + }; + }; + + cti@6b04000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x6b04000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + cti@6b05000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x6b05000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + cti@6b06000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x6b06000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + cti@6b07000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x6b07000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + funnel@6b08000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x6b08000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@6 { + reg =3D <6>; + + funnel_swao_in6: endpoint { + remote-endpoint=3D <&replicator1_out>; + }; + }; + + port@7 { + reg =3D <7>; + + funnel_swao_in7: endpoint { + remote-endpoint=3D <&tpda_swao_out>; + }; + }; + }; + + out-ports { + port { + funnel_swao_out: endpoint { + remote-endpoint =3D <&tmc_etf_swao_in>; + }; + }; + }; + }; + + tmc@6b09000 { + compatible =3D "arm,coresight-tmc", "arm,primecell"; + reg =3D <0x0 0x6b09000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + tmc_etf_swao_in: endpoint { + remote-endpoint=3D <&funnel_swao_out>; + }; + }; + }; + + out-ports { + port { + tmc_etf_swao_out: endpoint { + remote-endpoint=3D <&replicator_swao_in>; + }; + }; + }; + }; + + replicator@6b0a000 { + compatible =3D "arm,coresight-dynamic-replicator", "arm,primecell"; + reg =3D <0x0 0x6b0a000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + replicator_swao_in: endpoint { + remote-endpoint =3D <&tmc_etf_swao_out>; + }; + }; + }; + + out-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + replicator_swao_out0: endpoint { + remote-endpoint =3D <&funnel_in1_in3>; + }; + }; + + port@1 { + reg =3D <1>; + + replicator_swao_out1: endpoint { + remote-endpoint =3D <&eud_in>; + }; + }; + }; + }; + + cti@6b21000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x6b21000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + tpdm@6b48000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x6b48000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_west_out: endpoint { + remote-endpoint =3D <&tpda_qdss_in12>; + }; + }; + }; + }; + + cti@6c13000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x6c13000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + cti@6c20000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x6c20000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + tpdm@6c28000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x6c28000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_center_out: endpoint { + remote-endpoint =3D <&tpda_qdss_in0>; + }; + }; + }; + }; + + cti@6c29000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x6c29000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + cti@6c2a000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x6c2a000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + cti@7020000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x7020000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + etm@7040000 { + compatible =3D "arm,primecell"; + reg =3D <0x0 0x7040000 0x0 0x1000>; + cpu =3D <&cpu0>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + arm,coresight-loses-context-with-cpu; + qcom,skip-power-up; + + out-ports { + port { + etm0_out: endpoint { + remote-endpoint =3D <&funnel_apss_in0>; + }; + }; + }; + }; + + cti@7120000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x7120000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + etm@7140000 { + compatible =3D "arm,primecell"; + reg =3D <0x0 0x7140000 0x0 0x1000>; + cpu =3D <&cpu1>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + arm,coresight-loses-context-with-cpu; + qcom,skip-power-up; + + out-ports { + port { + etm1_out: endpoint { + remote-endpoint =3D <&funnel_apss_in1>; + }; + }; + }; + }; + + cti@7220000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x7220000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + etm@7240000 { + compatible =3D "arm,primecell"; + reg =3D <0x0 0x7240000 0x0 0x1000>; + cpu =3D <&cpu2>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + arm,coresight-loses-context-with-cpu; + qcom,skip-power-up; + + out-ports { + port { + etm2_out: endpoint { + remote-endpoint =3D <&funnel_apss_in2>; + }; + }; + }; + }; + + cti@7320000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x7320000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + etm@7340000 { + compatible =3D "arm,primecell"; + reg =3D <0x0 0x7340000 0x0 0x1000>; + cpu =3D <&cpu3>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + arm,coresight-loses-context-with-cpu; + qcom,skip-power-up; + + out-ports { + port { + etm3_out: endpoint { + remote-endpoint =3D <&funnel_apss_in3>; + }; + }; + }; + }; + + cti@7420000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x7420000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + etm@7440000 { + compatible =3D "arm,primecell"; + reg =3D <0x0 0x7440000 0x0 0x1000>; + cpu =3D <&cpu4>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + arm,coresight-loses-context-with-cpu; + qcom,skip-power-up; + + out-ports { + port { + etm4_out: endpoint { + remote-endpoint =3D <&funnel_apss_in4>; + }; + }; + }; + }; + + cti@7520000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x7520000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + etm@7540000 { + compatible =3D "arm,primecell"; + reg =3D <0x0 0x7540000 0x0 0x1000>; + cpu =3D <&cpu5>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + arm,coresight-loses-context-with-cpu; + qcom,skip-power-up; + + out-ports { + port { + etm5_out: endpoint { + remote-endpoint =3D <&funnel_apss_in5>; + }; + }; + }; + }; + + cti@7620000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x7620000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + etm@7640000 { + compatible =3D "arm,primecell"; + reg =3D <0x0 0x7640000 0x0 0x1000>; + cpu =3D <&cpu6>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + arm,coresight-loses-context-with-cpu; + qcom,skip-power-up; + + out-ports { + port { + etm6_out: endpoint { + remote-endpoint =3D <&funnel_apss_in6>; + }; + }; + }; + }; + + cti@7720000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x7720000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + etm@7740000 { + compatible =3D "arm,primecell"; + reg =3D <0x0 0x7740000 0x0 0x1000>; + cpu =3D <&cpu7>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + arm,coresight-loses-context-with-cpu; + qcom,skip-power-up; + + out-ports { + port { + etm7_out: endpoint { + remote-endpoint =3D <&funnel_apss_in7>; + }; + }; + }; + }; + + funnel@7800000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x7800000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + funnel_apss_in0: endpoint { + remote-endpoint =3D <&etm0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + funnel_apss_in1: endpoint { + remote-endpoint =3D <&etm1_out>; + }; + }; + + port@2 { + reg =3D <2>; + + funnel_apss_in2: endpoint { + remote-endpoint =3D <&etm2_out>; + }; + }; + + port@3 { + reg =3D <3>; + + funnel_apss_in3: endpoint { + remote-endpoint =3D <&etm3_out>; + }; + }; + + port@4 { + reg =3D <4>; + + funnel_apss_in4: endpoint { + remote-endpoint =3D <&etm4_out>; + }; + }; + + port@5 { + reg =3D <5>; + + funnel_apss_in5: endpoint { + remote-endpoint =3D <&etm5_out>; + }; + }; + + port@6 { + reg =3D <6>; + + funnel_apss_in6: endpoint { + remote-endpoint =3D <&etm6_out>; + }; + }; + + port@7 { + reg =3D <7>; + + funnel_apss_in7: endpoint { + remote-endpoint =3D <&etm7_out>; + }; + }; + }; + + out-ports { + port { + funnel_apss_out: endpoint { + remote-endpoint =3D <&funnel_apss_merg_in0>; + }; + }; + }; + }; + + funnel@7810000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x7810000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + funnel_apss_merg_in0: endpoint { + remote-endpoint =3D <&funnel_apss_out>; + }; + }; + + port@2 { + reg =3D <2>; + + funnel_apss_merg_in2: endpoint { + remote-endpoint =3D <&tpda_olc_out>; + }; + }; + + port@3 { + reg =3D <3>; + + funnel_apss_merg_in3: endpoint { + remote-endpoint =3D <&tpda_llm_silver_out>; + }; + }; + + port@4 { + reg =3D <4>; + + funnel_apss_merg_in4: endpoint { + remote-endpoint =3D <&tpda_llm_gold_out>; + }; + }; + + port@5 { + reg =3D <5>; + + funnel_apss_merg_in5: endpoint { + remote-endpoint =3D <&tpda_apss_out>; + }; + }; + }; + + out-ports { + port { + funnel_apss_merg_out: endpoint { + remote-endpoint =3D <&funnel_in1_in7>; + }; + }; + }; + }; + + tpdm@7830000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x7830000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <64>; + qcom,cmb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_olc_out: endpoint { + remote-endpoint =3D <&tpda_olc_in>; + }; + }; + }; + }; + + tpda@7832000 { + compatible =3D "qcom,coresight-tpda", "arm,primecell"; + reg =3D <0x0 0x7832000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + tpda_olc_in: endpoint { + remote-endpoint =3D <&tpdm_olc_out>; + }; + }; + }; + + out-ports { + port { + tpda_olc_out: endpoint { + remote-endpoint =3D <&funnel_apss_merg_in2>; + }; + }; + }; + }; + + tpdm@7860000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x7860000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_apss_out: endpoint { + remote-endpoint =3D <&tpda_apss_in>; + }; + }; + }; + }; + + tpda@7862000 { + compatible =3D "qcom,coresight-tpda", "arm,primecell"; + reg =3D <0x0 0x7862000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + tpda_apss_in: endpoint { + remote-endpoint =3D <&tpdm_apss_out>; + }; + }; + }; + + out-ports { + port { + tpda_apss_out: endpoint { + remote-endpoint =3D <&funnel_apss_merg_in5>; + }; + }; + }; + }; + + tpdm@78a0000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x78a0000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <32>; + qcom,cmb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_llm_silver_out: endpoint { + remote-endpoint =3D <&tpda_llm_silver_in>; + }; + }; + }; + }; + + tpdm@78b0000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x78b0000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <32>; + qcom,cmb-msrs-num =3D <32>; + + out-ports { + port { + tpdm_llm_gold_out: endpoint { + remote-endpoint =3D <&tpda_llm_gold_in>; + }; + }; + }; + }; + + tpda@78c0000 { + compatible =3D "qcom,coresight-tpda", "arm,primecell"; + reg =3D <0x0 0x78c0000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + tpda_llm_silver_in: endpoint { + remote-endpoint =3D <&tpdm_llm_silver_out>; + }; + }; + }; + + out-ports { + port { + tpda_llm_silver_out: endpoint { + remote-endpoint =3D <&funnel_apss_merg_in3>; + }; + }; + }; + }; + + tpda@78d0000 { + compatible =3D "qcom,coresight-tpda", "arm,primecell"; + reg =3D <0x0 0x78d0000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + tpda_llm_gold_in: endpoint { + remote-endpoint =3D <&tpdm_llm_gold_out>; + }; + }; + }; + + out-ports { + port { + tpda_llm_gold_out: endpoint { + remote-endpoint =3D <&funnel_apss_merg_in4>; + }; + }; + }; + }; + + cti@78e0000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x78e0000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + cti@78f0000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x78f0000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + cti@7900000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x7900000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + dc_noc: interconnect@9160000 { reg =3D <0x0 0x9160000 0x0 0x3200>; compatible =3D "qcom,qcs615-dc-noc"; --=20 2.34.1