From nobody Tue Nov 26 17:36:35 2024 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 15CA22CCB4 for ; Thu, 17 Oct 2024 00:58:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729126691; cv=none; b=EvphY69/P8xyO0IhxVLgT0soBJyVcidR8Lfbcsd8dSYP81lJs5IL6Vq5HcYDK+cBgPxDo7zQGn38PHlwsL3Q0ZBayLKDYoURLnzPOvzKpWtx/I5NrIPskUIZhru6vZWnNDxJR2aaz3VTuZkU+q6GPVScFx+7FM4rv/VnJc7RnU0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729126691; c=relaxed/simple; bh=Kydf90Boptxr2z52VNv2OFtn2CG3mVnzY9BbDsSibD4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Y7jZNRSXtempFQ65Q1LArOkyJDf8/V/lvAShhu8KjA78AhO52QEcvALhD9vt87DqXiG3BpDU0OZuU0E0icOxIOWSzOfYOpnITPiU6CLOBLCn3I9vCGBTddOqSGTamNHg1U3/+p2ytx2iYvqaoKmGwgPgTJupwGmDyI2FjxTFmqg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=ggWXV8p8; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="ggWXV8p8" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-4314f38d274so5550875e9.1 for ; Wed, 16 Oct 2024 17:58:08 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1729126687; x=1729731487; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=iNexrbHaIqnB+mzCZSc1HSIpWs6IThzjJ0LX4I5tIz8=; b=ggWXV8p8UYGrXoYH/dTGKTcgxb4H6+g8YN5RangOHiEtgcXGbHPCPByH5fSFvVuQUI /tYtOFLPdpUO4UPN8pHI8V9hhffyP4e30FyjDDf0M4SIKEEZkRCgGaDex1NyCJYozXo1 bh/Xwp0h3HcKB9Fv/LZJxhopeY96Gl8AREYXCHwa9xiCADhZKYSvJuDiMDt7X825RuYc fo3DJPzewEjYbMVRPaLtcGIwhhDZgxaiobFS2Cgm7VYUlICxRzjAaMPdGdrYCjpZa+Jd b1yrUUNrB6UCrGV4iX5FDrvnhFk9kq+q7bxeCabbIKMRlqAsAUIGoDoFrn+pMsPAieyr eZJw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1729126687; x=1729731487; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=iNexrbHaIqnB+mzCZSc1HSIpWs6IThzjJ0LX4I5tIz8=; b=hZTioAiRPDxAgDVWc7jnPw96WdQ/yKZqfML+W4HhA0/aaseJHNiMggEMuNzws66yhj zYsI0pQhTHsndY8i+Q0nQ0n8IZ5wM3L1OZka5KkHrVGGy/OVK0T9OKknaFSdNAi0+F8K rinUeQNOWWfwPK2xGOLtx59dsE1SlBH06jd0OiQ8A0ZXfyEbuBd+bjzuKuvAh+BinXnA I2qEJuAAvbSsCsoAGAuhP3/BLexKcbyY9qC0jjM2ZIXWVPNMHKzrzBfoBth7oS13axUl IJel1ZJ1ik9tRP+4NrTDJzac4PjsT508Cw8TgcU73FTELKy7quFPpyE6jOYlWUWgvCdU l4Ww== X-Forwarded-Encrypted: i=1; AJvYcCWY23JoYaEkZwt9HW2IeSrCzXCAayrIwUwBKUdKF0kPyd0LZ92ep8eJwrbuT3qqUNqT1buzNZ3AcUTDd64=@vger.kernel.org X-Gm-Message-State: AOJu0YyHDkgNgWGZDmlmOBhq03td1kdhYR5yoEXKFRXVlYb8s2dMUPH6 2oH73uIl3yslOH44FXeuHO+7yFl8UREDJ9AXsOujt7M0uKckLx0Rd5x9PcWekII= X-Google-Smtp-Source: AGHT+IER1r3RSb5pUx7dVyVomfRFMbqK2hXWA6j2nAh/cEU/GK9jdUnH19/CakJZYSPggntuUB0Lkg== X-Received: by 2002:a05:600c:314c:b0:431:4847:47c0 with SMTP id 5b1f17b1804b1-43148474899mr71701485e9.7.1729126687257; Wed, 16 Oct 2024 17:58:07 -0700 (PDT) Received: from localhost.localdomain ([2.125.184.148]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-37d7fa9053csm5657259f8f.59.2024.10.16.17.58.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 16 Oct 2024 17:58:06 -0700 (PDT) From: Alexey Klimov To: konradybcio@kernel.org, konrad.dybcio@oss.qualcomm.com, andersson@kernel.org, mturquette@baylibre.com, sboyd@kernel.org, krzk+dt@kernel.org Cc: robh@kernel.org, conor+dt@kernel.org, srinivas.kandagatla@linaro.org, linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v1 2/2] clk: qcom: Add SM6115 LPASSCC Date: Thu, 17 Oct 2024 01:58:00 +0100 Message-ID: <20241017005800.1175419-3-alexey.klimov@linaro.org> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20241017005800.1175419-1-alexey.klimov@linaro.org> References: <20241017005800.1175419-1-alexey.klimov@linaro.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Konrad Dybcio SM6115 (and its derivatives or similar SoCs) has an LPASS clock controller block which provides audio-related resets. Add the required code to support them. Cc: Konrad Dybcio Cc: Konrad Dybcio Cc: Srinivas Kandagatla Signed-off-by: Konrad Dybcio [alexey.klimov] fixed compilation errors after rebase, slightly changed the commit message Signed-off-by: Alexey Klimov --- drivers/clk/qcom/Kconfig | 9 ++++ drivers/clk/qcom/Makefile | 1 + drivers/clk/qcom/lpasscc-sm6115.c | 85 +++++++++++++++++++++++++++++++ 3 files changed, 95 insertions(+) create mode 100644 drivers/clk/qcom/lpasscc-sm6115.c diff --git a/drivers/clk/qcom/Kconfig b/drivers/clk/qcom/Kconfig index 30eb8236c9d8..b6b68fc5c3f7 100644 --- a/drivers/clk/qcom/Kconfig +++ b/drivers/clk/qcom/Kconfig @@ -1173,6 +1173,15 @@ config SM_GPUCC_8650 Say Y if you want to support graphics controller devices and functionality such as 3D graphics. =20 +config SM_LPASSCC_6115 + tristate "SM6115 Low Power Audio Subsystem (LPASS) Clock Controller" + depends on ARM64 || COMPILE_TEST + select SM_GCC_6115 + help + Support for the LPASS clock controller on SM6115 devices. + Say Y if you want to toggle LPASS-adjacent resets within + this clock controller to reset the LPASS subsystem. + config SM_TCSRCC_8550 tristate "SM8550 TCSR Clock Controller" depends on ARM64 || COMPILE_TEST diff --git a/drivers/clk/qcom/Makefile b/drivers/clk/qcom/Makefile index 2b378667a63f..16e65148066e 100644 --- a/drivers/clk/qcom/Makefile +++ b/drivers/clk/qcom/Makefile @@ -147,6 +147,7 @@ obj-$(CONFIG_SM_GPUCC_8350) +=3D gpucc-sm8350.o obj-$(CONFIG_SM_GPUCC_8450) +=3D gpucc-sm8450.o obj-$(CONFIG_SM_GPUCC_8550) +=3D gpucc-sm8550.o obj-$(CONFIG_SM_GPUCC_8650) +=3D gpucc-sm8650.o +obj-$(CONFIG_SM_LPASSCC_6115) +=3D lpasscc-sm6115.o obj-$(CONFIG_SM_TCSRCC_8550) +=3D tcsrcc-sm8550.o obj-$(CONFIG_SM_TCSRCC_8650) +=3D tcsrcc-sm8650.o obj-$(CONFIG_SM_VIDEOCC_7150) +=3D videocc-sm7150.o diff --git a/drivers/clk/qcom/lpasscc-sm6115.c b/drivers/clk/qcom/lpasscc-s= m6115.c new file mode 100644 index 000000000000..8ffdab71b948 --- /dev/null +++ b/drivers/clk/qcom/lpasscc-sm6115.c @@ -0,0 +1,85 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (c) 2022, 2023 Linaro Limited + */ + +#include +#include +#include +#include +#include +#include +#include + +#include + +#include "common.h" +#include "reset.h" + +static const struct qcom_reset_map lpass_audiocc_sm6115_resets[] =3D { + [LPASS_AUDIO_SWR_RX_CGCR] =3D { .reg =3D 0x98, .bit =3D 1, .udelay =3D 5= 00 }, +}; + +static struct regmap_config lpass_audiocc_sm6115_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .name =3D "lpass-audio-csr", + .max_register =3D 0x1000, +}; + +static const struct qcom_cc_desc lpass_audiocc_sm6115_reset_desc =3D { + .config =3D &lpass_audiocc_sm6115_regmap_config, + .resets =3D lpass_audiocc_sm6115_resets, + .num_resets =3D ARRAY_SIZE(lpass_audiocc_sm6115_resets), +}; + +static const struct qcom_reset_map lpasscc_sm6115_resets[] =3D { + [LPASS_SWR_TX_CONFIG_CGCR] =3D { .reg =3D 0x100, .bit =3D 1, .udelay =3D = 500 }, +}; + +static struct regmap_config lpasscc_sm6115_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .name =3D "lpass-tcsr", + .max_register =3D 0x1000, +}; + +static const struct qcom_cc_desc lpasscc_sm6115_reset_desc =3D { + .config =3D &lpasscc_sm6115_regmap_config, + .resets =3D lpasscc_sm6115_resets, + .num_resets =3D ARRAY_SIZE(lpasscc_sm6115_resets), +}; + +static const struct of_device_id lpasscc_sm6115_match_table[] =3D { + { + .compatible =3D "qcom,sm6115-lpassaudiocc", + .data =3D &lpass_audiocc_sm6115_reset_desc, + }, { + .compatible =3D "qcom,sm6115-lpasscc", + .data =3D &lpasscc_sm6115_reset_desc, + }, + { }, +}; +MODULE_DEVICE_TABLE(of, lpasscc_sm6115_match_table); + +static int lpasscc_sm6115_probe(struct platform_device *pdev) +{ + const struct qcom_cc_desc *desc =3D of_device_get_match_data(&pdev->dev); + + return qcom_cc_probe_by_index(pdev, 0, desc); +} + +static struct platform_driver lpasscc_sm6115_driver =3D { + .probe =3D lpasscc_sm6115_probe, + .driver =3D { + .name =3D "lpasscc-sm6115", + .of_match_table =3D lpasscc_sm6115_match_table, + }, +}; + +module_platform_driver(lpasscc_sm6115_driver); + +MODULE_DESCRIPTION("QTI LPASSCC SM6115 Driver"); +MODULE_LICENSE("GPL"); --=20 2.45.2