From nobody Wed Nov 27 00:48:09 2024 Received: from EUR05-VI1-obe.outbound.protection.outlook.com (mail-vi1eur05on2058.outbound.protection.outlook.com [40.107.21.58]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 545871AF0AA; Tue, 15 Oct 2024 14:37:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.21.58 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729003051; cv=fail; b=Mk9tgTuKE5//SzPo3i+PVL/UpaV8k1IDai8tHVsFvVqhT9IoUisdBw2HkPW37MdjpQShRQPi7jCgmEC0aXfYoq3Oo4pxF2b3ttIZPzKdu/3gcBApU7hbYrr7fIrynTAol45x7aX8ok4Fd4pkOK6Ios0tqknQ9LGF0IIjkiApYXQ= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729003051; c=relaxed/simple; bh=T8+WgFbLy7LzMjzxtr3os15hw2v7X5eb9r7YHUwckPQ=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=BY+EAowBwsj/RXK4Y6jlgFeCkbspAxpF3t6d8jCDaLVIzEoWmI5xvfhcAwykwYBFuNXWphTYxNZawHUwrB9VTKvxARedd2MHVXLRQEisQpd1qitNty3QAh3ZKCpeQCwH9FiLob1UREkfPWS9hs9o4Hpk54TrLfNkKobOv9DpBdA= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=axis.com; spf=pass smtp.mailfrom=axis.com; dkim=pass (1024-bit key) header.d=axis.com header.i=@axis.com header.b=oaTNUG+7; arc=fail smtp.client-ip=40.107.21.58 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=axis.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=axis.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=axis.com header.i=@axis.com header.b="oaTNUG+7" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=T5aWh9RDh4t01YfM71FGGbGETSCwf/wmt8bRLIfqNgmWV1KHiJx6ANAeTR4xbwbxOEabCW4DMgvRJph7c9rr3EH5/Mvp4NS76AJp6hCJWdEBTYP53SPzDuHqTQAcBrw0Fk06+V9EkFO7/3HI+/ZNwjLoxa1bUzj1ppDDEC4HV1aB2+iX+f6lfjZNIe4sTv3VnUtkI5D0hHIC3zEQejRCWsv0KntW3cjbsm72x/s0sr6eDyYflCHQw0dGvYwNdX2apoPnMpc0vr3Sz1s3ULoSVNRZPJhCUJvSs7RwpvjUvQ/H7NLLx9a8gHrKGVoFjSbvkkRDnFiidoqvl1K9Tukpfg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=3GfokUvIRH1bjFU+Ud2NNHw79dkAkOFzGOY8P4lAFKw=; b=rJapg6LCOSG63xBqwBPhXdx8+gZnPoHVQ98Uf7aRgFss6+t+yAWJw5uEi38BbHsH041lX23zVC4UFkgq9DmNHbHtYo6ImZ38h9ITPrQvaUIIUZd9aFvTcbRdhF2jQk/ODnaVBAoHtUvQvR/ePoYXRESl69Y5oa3nqQ30mkACTKqr1zax3tilTHXjTwciQTDq4PV4Ry89+VCbpj+jc4LqAJ7nqg2WJ2FVegmNDJo7LfBPuJf2a5zu3XKCYf8HB3SpLLfUc70a8AgGDXtdu2oexsnEUlE+Zc3GSIudtb+s/YH6FyJssW63Qp4gc9b8YMHITaiZgQjLZ2BmFAE7TAiYOA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 195.60.68.100) smtp.rcpttodomain=kernel.org smtp.mailfrom=axis.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=axis.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=axis.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=3GfokUvIRH1bjFU+Ud2NNHw79dkAkOFzGOY8P4lAFKw=; b=oaTNUG+7L1HwiNPccf5n1pbtMEyUluJLP8V7iwJR9sb2eL/zEAWDOAH/ls31MoIa3g8rXJhLBCg/VOpoe+GUT7Pie+feQxlx6SzxjWHswk2U/bSqyr1LxeI0d1wr58CpRzJff/nf74/olZMnhN3X2IYr4Rf7xxxLnSeNXCl7ibI= Received: from DUZPR01CA0302.eurprd01.prod.exchangelabs.com (2603:10a6:10:4b7::19) by PA1PR02MB11030.eurprd02.prod.outlook.com (2603:10a6:102:48c::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8048.26; Tue, 15 Oct 2024 14:37:21 +0000 Received: from DU2PEPF0001E9C1.eurprd03.prod.outlook.com (2603:10a6:10:4b7:cafe::c6) by DUZPR01CA0302.outlook.office365.com (2603:10a6:10:4b7::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8069.18 via Frontend Transport; Tue, 15 Oct 2024 14:37:21 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 195.60.68.100) smtp.mailfrom=axis.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=axis.com; Received-SPF: Pass (protection.outlook.com: domain of axis.com designates 195.60.68.100 as permitted sender) receiver=protection.outlook.com; client-ip=195.60.68.100; helo=mail.axis.com; pr=C Received: from mail.axis.com (195.60.68.100) by DU2PEPF0001E9C1.mail.protection.outlook.com (10.167.8.70) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.8069.17 via Frontend Transport; Tue, 15 Oct 2024 14:37:21 +0000 Received: from se-mail01w.axis.com (10.20.40.7) by se-mail01w.axis.com (10.20.40.7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.39; Tue, 15 Oct 2024 16:37:20 +0200 Received: from se-intmail01x.se.axis.com (10.4.0.28) by se-mail01w.axis.com (10.20.40.7) with Microsoft SMTP Server id 15.1.2507.39 via Frontend Transport; Tue, 15 Oct 2024 16:37:20 +0200 Received: from pc48051-2208.se.axis.com (pc48051-2208.se.axis.com [10.96.59.31]) by se-intmail01x.se.axis.com (Postfix) with ESMTP id 60D4113E; Tue, 15 Oct 2024 16:37:20 +0200 (CEST) Received: by pc48051-2208.se.axis.com (Postfix, from userid 21236) id 5E8ED18E1ECB; Tue, 15 Oct 2024 16:37:20 +0200 (CEST) From: Per-Daniel Olsson To: Jonathan Cameron , Lars-Peter Clausen , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: , , , , , Per-Daniel Olsson Subject: [PATCH v3 2/2] iio: light: Add support for TI OPT4060 color sensor Date: Tue, 15 Oct 2024 16:37:13 +0200 Message-ID: <20241015143713.2017626-3-perdaniel.olsson@axis.com> X-Mailer: git-send-email 2.39.5 In-Reply-To: <20241015143713.2017626-1-perdaniel.olsson@axis.com> References: <20241015143713.2017626-1-perdaniel.olsson@axis.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU2PEPF0001E9C1:EE_|PA1PR02MB11030:EE_ X-MS-Office365-Filtering-Correlation-Id: e0ae53f0-96b8-4322-a621-08dced26e0d8 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|82310400026|36860700013|1800799024; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?Glrlrl8XzvAYgeFqSFmLFJ53wL2zWU1AXn69KA8MfZBnTazzxUXZcqPEd18R?= =?us-ascii?Q?ze7hBFa2Q+7gI1q0zAZJ5I8eksw6ntjw0186yA0HudbInsoYpxHqax21DtqA?= =?us-ascii?Q?zzpWsVWpweTa15YJVKT8YX7CK5qswgI1avOzgZCJsIUM3e4Zl9+iP1U3nul7?= =?us-ascii?Q?EdItXROkKGYejWjtA+IJMuxnvZ9pN9PfT0w+y6Up8OW0T7fbhk1x0lbrCXB6?= =?us-ascii?Q?lId3lfRIHywHuEr1WDw3gfbmB3QjCtd2hU34OO8KMKq+q9P0U9oVJ5ULSve5?= =?us-ascii?Q?IV3+7fcrwosgnk4yr80195zq4lfVudVWaxFS+3tgJgToESDQIBU8wwDKdmIJ?= =?us-ascii?Q?3KfwVGigDXOoSrcESXHsShQHJfvNZUf30WQlEyhk6ITsAsTkaDb/CqqNxKg3?= =?us-ascii?Q?lgKUC4eTXrYwnNZa0KAB9FXh1Ts47qAA/KLPY4vN8Rq0mkmsz3tmeZCAnH4r?= =?us-ascii?Q?y8jr8g5E/8uUpWuZc/0JaXm4oZ2TACKr+EGAXFwseLeBBwStWOb+QTOaYuPO?= =?us-ascii?Q?tJPhODYAmoLKfys6KUdCR6UwYklePwXK/wqSvmam4nJuUrQ9nKojZnK3BEY7?= =?us-ascii?Q?Lzmvq39Iop7mIjK65SRNWg9Pt8JtBOg8DUvW1NoAXNaAQ1MxdJgSRVKe0FDa?= =?us-ascii?Q?LWUtd8AiE6ZPEHXMfyP0qKHCpKADjv1E7S78EClzkUgCMthBQ8IaZXIFQsa5?= =?us-ascii?Q?5xYWWRYi6qa/xtCax2V+UEWC+W7G3/wyIexfxTV2fdyzC6SY0BvhYyEFVVz8?= =?us-ascii?Q?2TK0OHS6MW1wqxFWC2X5JFWGBTyQIOdPmf1ub0IqOCeykx5GJvCemio5Oq42?= =?us-ascii?Q?J5QtsU2kh1JdjhbjQlmHP5KbcxZOo7eY0xiLaOv9BB7DGqv504RWQclYZRjh?= =?us-ascii?Q?tB97KPGWgL1/7FoOVwL5g3om34PBYk+txS4bzCcyFIWmY5fmXE0QcINYP/xy?= =?us-ascii?Q?qUNosKn9yRQUU06g351o1Xm1z2n3o2ueYnii9s8KEQInlyunRcYFXSnrTcXQ?= =?us-ascii?Q?5IJMLrRHGQz9AAxsuHwERdvlRQYVS2IodC6IUtGyQFxa6fE5cWHHUsUQ9Tsj?= =?us-ascii?Q?5t71NJj8Fz+ViXJ9WvBobzruV59r6lYJvqTQMlmjHsGr4IjfRSI3/rrWGKF0?= =?us-ascii?Q?2DCeRqXM3B0eI9bJrCUfF2l4JAJQ+u9BXK/HNtiP7G+rCVXlIYJbQoVbyUTv?= =?us-ascii?Q?aHtX5FKQx3pXa4PV5Wxey77soiYFeplwghuDvPtG04gKnxFnJkywAHa7qOTc?= =?us-ascii?Q?6qcbSYoDoVe5LW12teKEEkXXtD3Jp1S+TMP72mpr/Vw4x+r4lMmnOTe/Udl1?= =?us-ascii?Q?qxuQM8DtEmLFbcA8xpOIkoLbohcHg70ZzM9RqL08em8Ch7NtnSiEiU0E29ff?= =?us-ascii?Q?s5Wo4CXdPhR0ohWEJSZZ48wyBUiD?= X-Forefront-Antispam-Report: CIP:195.60.68.100;CTRY:SE;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.axis.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(376014)(82310400026)(36860700013)(1800799024);DIR:OUT;SFP:1101; X-OriginatorOrg: axis.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 15 Oct 2024 14:37:21.4883 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: e0ae53f0-96b8-4322-a621-08dced26e0d8 X-MS-Exchange-CrossTenant-Id: 78703d3c-b907-432f-b066-88f7af9ca3af X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=78703d3c-b907-432f-b066-88f7af9ca3af;Ip=[195.60.68.100];Helo=[mail.axis.com] X-MS-Exchange-CrossTenant-AuthSource: DU2PEPF0001E9C1.eurprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: PA1PR02MB11030 Content-Type: text/plain; charset="utf-8" Add support for Texas Instruments OPT4060 RGBW Color sensor. Signed-off-by: Per-Daniel Olsson --- drivers/iio/light/Kconfig | 13 + drivers/iio/light/Makefile | 1 + drivers/iio/light/opt4060.c | 1243 +++++++++++++++++++++++++++++++++++ 3 files changed, 1257 insertions(+) create mode 100644 drivers/iio/light/opt4060.c diff --git a/drivers/iio/light/Kconfig b/drivers/iio/light/Kconfig index 515ff46b5b82..0e2059512157 100644 --- a/drivers/iio/light/Kconfig +++ b/drivers/iio/light/Kconfig @@ -490,6 +490,19 @@ config OPT4001 If built as a dynamically linked module, it will be called opt4001. =20 +config OPT4060 + tristate "Texas Instruments OPT4060 RGBW Color Sensor" + depends on I2C + select REGMAP_I2C + select IIO_BUFFER + select IIO_TRIGGERED_BUFFER + help + If you say Y or M here, you get support for Texas Instruments + OPT4060 RGBW Color Sensor. + + If built as a dynamically linked module, it will be called + opt4060. + config PA12203001 tristate "TXC PA12203001 light and proximity sensor" depends on I2C diff --git a/drivers/iio/light/Makefile b/drivers/iio/light/Makefile index 321010fc0b93..55902b21ec0c 100644 --- a/drivers/iio/light/Makefile +++ b/drivers/iio/light/Makefile @@ -42,6 +42,7 @@ obj-$(CONFIG_MAX44009) +=3D max44009.o obj-$(CONFIG_NOA1305) +=3D noa1305.o obj-$(CONFIG_OPT3001) +=3D opt3001.o obj-$(CONFIG_OPT4001) +=3D opt4001.o +obj-$(CONFIG_OPT4060) +=3D opt4060.o obj-$(CONFIG_PA12203001) +=3D pa12203001.o obj-$(CONFIG_ROHM_BU27008) +=3D rohm-bu27008.o obj-$(CONFIG_ROHM_BU27034) +=3D rohm-bu27034.o diff --git a/drivers/iio/light/opt4060.c b/drivers/iio/light/opt4060.c new file mode 100644 index 000000000000..31c144579e79 --- /dev/null +++ b/drivers/iio/light/opt4060.c @@ -0,0 +1,1243 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (C) 2024 Axis Communications AB + * + * Datasheet: https://www.ti.com/lit/gpn/opt4060 + * + * Device driver for the Texas Instruments OPT4060 RGBW Color Sensor. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +/* OPT4060 register set */ +#define OPT4060_RED_MSB 0x00 +#define OPT4060_RED_LSB 0x01 +#define OPT4060_GREEN_MSB 0x02 +#define OPT4060_GREEN_LSB 0x03 +#define OPT4060_BLUE_MSB 0x04 +#define OPT4060_BLUE_LSB 0x05 +#define OPT4060_CLEAR_MSB 0x06 +#define OPT4060_CLEAR_LSB 0x07 +#define OPT4060_THRESHOLD_LOW 0x08 +#define OPT4060_THRESHOLD_HIGH 0x09 +#define OPT4060_CTRL 0x0a +#define OPT4060_INT_CTRL 0x0b +#define OPT4060_RES_CTRL 0x0c +#define OPT4060_DEVICE_ID 0x11 + +/* OPT4060 register mask */ +#define OPT4060_EXPONENT_MASK GENMASK(15, 12) +#define OPT4060_MSB_MASK GENMASK(11, 0) +#define OPT4060_LSB_MASK GENMASK(15, 8) +#define OPT4060_COUNTER_MASK GENMASK(7, 4) +#define OPT4060_CRC_MASK GENMASK(3, 0) + +/* OPT4060 device id mask */ +#define OPT4060_DEVICE_ID_MASK GENMASK(11, 0) + +/* OPT4060 control register masks */ +#define OPT4060_CTRL_QWAKE_MASK BIT(15) +#define OPT4060_CTRL_RANGE_MASK GENMASK(13, 10) +#define OPT4060_CTRL_CONV_TIME_MASK GENMASK(9, 6) +#define OPT4060_CTRL_OPER_MODE_MASK GENMASK(5, 4) +#define OPT4060_CTRL_LATCH_MASK BIT(3) +#define OPT4060_CTRL_INT_POL_MASK BIT(2) +#define OPT4060_CTRL_FAULT_COUNT_MASK GENMASK(1, 0) + +/* OPT4060 interrupt control register masks */ +#define OPT4060_INT_CTRL_THRESH_SEL GENMASK(6, 5) +#define OPT4060_INT_CTRL_OUTPUT BIT(4) +#define OPT4060_INT_CTRL_INT_CFG GENMASK(3, 2) +#define OPT4060_INT_CTRL_THRESHOLD 0x0 +#define OPT4060_INT_CTRL_NEXT_CH 0x1 +#define OPT4060_INT_CTRL_ALL_CH 0x3 + +/* OPT4060 result control register masks */ +#define OPT4060_RES_CTRL_OVERLOAD BIT(3) +#define OPT4060_RES_CTRL_CONV_READY BIT(2) +#define OPT4060_RES_CTRL_FLAG_H BIT(1) +#define OPT4060_RES_CTRL_FLAG_L BIT(0) + +/* OPT4060 constants */ +#define OPT4060_DEVICE_ID_VAL 0x821 + +/* OPT4060 operating modes */ +#define OPT4060_CTRL_OPER_MODE_OFF 0x0 +#define OPT4060_CTRL_OPER_MODE_FORCED 0x1 +#define OPT4060_CTRL_OPER_MODE_ONE_SHOT 0x2 +#define OPT4060_CTRL_OPER_MODE_CONTINUOUS 0x3 + +/* OPT4060 conversion control register definitions */ +#define OPT4060_CTRL_CONVERSION_0_6MS 0x0 +#define OPT4060_CTRL_CONVERSION_1MS 0x1 +#define OPT4060_CTRL_CONVERSION_1_8MS 0x2 +#define OPT4060_CTRL_CONVERSION_3_4MS 0x3 +#define OPT4060_CTRL_CONVERSION_6_5MS 0x4 +#define OPT4060_CTRL_CONVERSION_12_7MS 0x5 +#define OPT4060_CTRL_CONVERSION_25MS 0x6 +#define OPT4060_CTRL_CONVERSION_50MS 0x7 +#define OPT4060_CTRL_CONVERSION_100MS 0x8 +#define OPT4060_CTRL_CONVERSION_200MS 0x9 +#define OPT4060_CTRL_CONVERSION_400MS 0xa +#define OPT4060_CTRL_CONVERSION_800MS 0xb + +/* OPT4060 fault count control register definitions */ +#define OPT4060_CTRL_FAULT_COUNT_1 0x0 +#define OPT4060_CTRL_FAULT_COUNT_2 0x1 +#define OPT4060_CTRL_FAULT_COUNT_4 0x2 +#define OPT4060_CTRL_FAULT_COUNT_8 0x3 + +/* OPT4060 scale light level range definitions */ +#define OPT4060_CTRL_LIGHT_SCALE_AUTO 12 + +/* OPT4060 default values */ +#define OPT4060_DEFAULT_CONVERSION_TIME OPT4060_CTRL_CONVERSION_50MS + +/* + * enum opt4060_chan_type - OPT4060 channel types + * @OPT4060_RED: Red channel. + * @OPT4060_GREEN: Green channel. + * @OPT4060_BLUE: Blue channel. + * @OPT4060_CLEAR: Clear (white) channel. + * @OPT4060_NUM_CHANS: Number of channel types. + */ +enum opt4060_chan_type { + OPT4060_RED, + OPT4060_GREEN, + OPT4060_BLUE, + OPT4060_CLEAR, + OPT4060_NUM_CHANS +}; + +struct opt4060_chip { + struct regmap *regmap; + struct device *dev; + struct iio_trigger *data_trig; + bool data_trigger_active; + struct iio_trigger *threshold_trig; + bool threshold_trigger_active; + u8 int_time; + int irq; + struct completion completion; + bool thresh_event_lo_active; + bool thresh_event_hi_active; +}; + +struct opt4060_channel_factor { + u32 mul; + u32 div; +}; + +struct opt4060_buffer { + u32 chan[OPT4060_NUM_CHANS]; + s64 ts __aligned(8); +}; + +static const struct opt4060_channel_factor opt4060_channel_factors[] =3D { + { + /* RED 2.4 * 2.15e-3 */ + .mul =3D 516, + .div =3D 100000, + }, { + /* GREEN 1.0 * 2.15e-3 */ + .mul =3D 215, + .div =3D 100000, + }, { + /* BLUE 1.3 * 2.15e-3 */ + .mul =3D 258, + .div =3D 100000, + }, { + /* CLEAR 1.0 * 2.15e-3 */ + .mul =3D 215, + .div =3D 100000, + }, +}; + +static const int opt4060_int_time_available[][2] =3D { + { 0, 600 }, + { 0, 1000 }, + { 0, 1800 }, + { 0, 3400 }, + { 0, 6500 }, + { 0, 12700 }, + { 0, 25000 }, + { 0, 50000 }, + { 0, 100000 }, + { 0, 200000 }, + { 0, 400000 }, + { 0, 800000 }, +}; + +/* + * Conversion time is integration time + time to set register + * this is used as integration time. + */ +static const int opt4060_int_time_reg[][2] =3D { + { 600, OPT4060_CTRL_CONVERSION_0_6MS }, + { 1000, OPT4060_CTRL_CONVERSION_1MS }, + { 1800, OPT4060_CTRL_CONVERSION_1_8MS }, + { 3400, OPT4060_CTRL_CONVERSION_3_4MS }, + { 6500, OPT4060_CTRL_CONVERSION_6_5MS }, + { 12700, OPT4060_CTRL_CONVERSION_12_7MS }, + { 25000, OPT4060_CTRL_CONVERSION_25MS }, + { 50000, OPT4060_CTRL_CONVERSION_50MS }, + { 100000, OPT4060_CTRL_CONVERSION_100MS }, + { 200000, OPT4060_CTRL_CONVERSION_200MS }, + { 400000, OPT4060_CTRL_CONVERSION_400MS }, + { 800000, OPT4060_CTRL_CONVERSION_800MS }, +}; + +static int opt4060_als_time_to_index(const u32 als_integration_time) +{ + int i; + + for (i =3D 0; i < ARRAY_SIZE(opt4060_int_time_available); i++) { + if (als_integration_time =3D=3D opt4060_int_time_available[i][1]) + return i; + } + + return -EINVAL; +} + +static u8 opt4060_calculate_crc(u8 exp, u32 mantissa, u8 count) +{ + u8 crc; + + /* + * Calculates a 4-bit CRC from a 20-bit mantissa, 4-bit exponent and a 4-= bit counter. + * crc[0] =3D XOR(mantissa[19:0], exp[3:0], count[3:0]) + * crc[1] =3D XOR(mantissa[1,3,5,7,9,11,13,15,17,19], exp[1,3], count[1,3= ]) + * crc[2] =3D XOR(mantissa[3,7,11,15,19], exp[3], count[3]) + * crc[3] =3D XOR(mantissa[3,11,19]) + */ + crc =3D (hweight32(mantissa) + hweight32(exp) + hweight32(count)) % 2; + crc |=3D ((hweight32(mantissa & 0xAAAAA) + hweight32(exp & 0xA) + + hweight32(count & 0xA)) % 2) << 1; + crc |=3D ((hweight32(mantissa & 0x88888) + hweight32(exp & 0x8) + + hweight32(count & 0x8)) % 2) << 2; + crc |=3D (hweight32(mantissa & 0x80808) % 2) << 3; + + return crc; +} + +static int opt4060_set_int_state(struct opt4060_chip *chip, u32 state) +{ + int ret; + unsigned int regval; + + regval =3D FIELD_PREP(OPT4060_INT_CTRL_INT_CFG, state); + ret =3D regmap_update_bits(chip->regmap, OPT4060_INT_CTRL, + OPT4060_INT_CTRL_INT_CFG, regval); + if (ret) + dev_err(chip->dev, "Failed to set interrupt config\n"); + return ret; +} + +static int opt4060_trigger_one_shot(struct opt4060_chip *chip) +{ + int ret; + unsigned int ctrl_reg, oper_mode; + + /* Enable interrupt for conversion ready of all channels */ + ret =3D opt4060_set_int_state(chip, OPT4060_INT_CTRL_ALL_CH); + if (ret) + return ret; + + ret =3D regmap_read(chip->regmap, OPT4060_CTRL, &ctrl_reg); + if (ret < 0) { + dev_err(chip->dev, "Failed to read ctrl register\n"); + return ret; + } + + oper_mode =3D FIELD_GET(OPT4060_CTRL_OPER_MODE_MASK, ctrl_reg); + + /* If the device is already in continuous mode, one-shot is not needed. */ + if (oper_mode !=3D OPT4060_CTRL_OPER_MODE_CONTINUOUS) { + ctrl_reg &=3D ~OPT4060_CTRL_OPER_MODE_MASK; + ctrl_reg |=3D FIELD_PREP(OPT4060_CTRL_OPER_MODE_MASK, + OPT4060_CTRL_OPER_MODE_ONE_SHOT); + + /* Trigger a new conversion by writing to CRTL register. */ + ret =3D regmap_write(chip->regmap, OPT4060_CTRL, ctrl_reg); + if (ret) + dev_err(chip->dev, "Failed to set ctrl register\n"); + } + return ret; +} + +static int opt4060_set_continous_mode(struct opt4060_chip *chip, + bool continuous) +{ + u16 reg; + int ret; + + if (continuous) + reg =3D FIELD_PREP(OPT4060_CTRL_OPER_MODE_MASK, + OPT4060_CTRL_OPER_MODE_CONTINUOUS); + else + reg =3D FIELD_PREP(OPT4060_CTRL_OPER_MODE_MASK, + OPT4060_CTRL_OPER_MODE_ONE_SHOT); + + ret =3D regmap_update_bits(chip->regmap, OPT4060_CTRL, + OPT4060_CTRL_OPER_MODE_MASK, reg); + if (ret) + dev_err(chip->dev, "Failed to set configuration\n"); + + return ret; +} + +static int opt4060_read_raw_value(struct opt4060_chip *chip, + unsigned long address, u32 *raw) +{ + int ret; + u32 result, mantissa_raw; + u16 msb, lsb; + u8 exp, count, crc, calc_crc; + + ret =3D regmap_bulk_read(chip->regmap, address, &result, 2); + if (ret) { + dev_err(chip->dev, "Reading channel data failed\n"); + } else { + count =3D FIELD_GET(OPT4060_COUNTER_MASK, result >> 16); + crc =3D FIELD_GET(OPT4060_CRC_MASK, result >> 16); + lsb =3D FIELD_GET(OPT4060_LSB_MASK, result >> 16); + exp =3D FIELD_GET(OPT4060_EXPONENT_MASK, result); + msb =3D FIELD_GET(OPT4060_MSB_MASK, result); + mantissa_raw =3D (msb << 8) + lsb; + calc_crc =3D opt4060_calculate_crc(exp, mantissa_raw, count); + if (calc_crc !=3D crc) + return -EIO; + + *raw =3D mantissa_raw << exp; + } + return ret; +} + +static int opt4060_read_chan_value(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan, + int *val, int *val2, bool processed) +{ + struct opt4060_chip *chip =3D iio_priv(indio_dev); + u32 adc_raw; + int ret; + /* Set timeout to two times the integration time multiplied by channel co= unt. */ + unsigned int timeout_us =3D 2 * OPT4060_NUM_CHANS * + opt4060_int_time_reg[chip->int_time][0]; + + if (chip->irq) { + reinit_completion(&chip->completion); + ret =3D opt4060_trigger_one_shot(chip); + if (ret) + return ret; + if (wait_for_completion_timeout(&chip->completion, + usecs_to_jiffies(timeout_us)) =3D=3D 0) + dev_err(chip->dev, "Completion timed out.\n"); + } else { + unsigned int ready; + + ret =3D opt4060_trigger_one_shot(chip); + if (ret) + return ret; + + ret =3D regmap_read_poll_timeout(chip->regmap, OPT4060_RES_CTRL, + ready, (ready & OPT4060_RES_CTRL_CONV_READY), + 1000, timeout_us); + if (ret) + dev_err(chip->dev, "Conversion ready did not finish within timeout.\n"); + } + + ret =3D opt4060_read_raw_value(chip, chan->address, &adc_raw); + if (ret) { + dev_err(chip->dev, "Reading raw channel data failed\n"); + return ret; + } + if (processed) { + /* + * The processed value are multiplied by factors that correspond to opti= cal + * parameters in the sensor. The processed values gives more correct com= parison + * between channels. + */ + u32 lux_raw, rem; + u32 mul =3D opt4060_channel_factors[chan->scan_index].mul; + u32 div =3D opt4060_channel_factors[chan->scan_index].div; + + lux_raw =3D adc_raw * mul; + *val =3D div_u64_rem(lux_raw, div, &rem); + *val2 =3D rem * div_u64(div, 10); + return IIO_VAL_INT_PLUS_NANO; + } + *val =3D adc_raw; + return IIO_VAL_INT; +} + +static int opt4060_set_conf(struct opt4060_chip *chip) +{ + u16 reg; + int ret; + + reg =3D FIELD_PREP(OPT4060_CTRL_RANGE_MASK, + OPT4060_CTRL_LIGHT_SCALE_AUTO); + reg |=3D FIELD_PREP(OPT4060_CTRL_CONV_TIME_MASK, chip->int_time); + if (chip->irq) + reg |=3D FIELD_PREP(OPT4060_CTRL_OPER_MODE_MASK, + OPT4060_CTRL_OPER_MODE_ONE_SHOT); + else + reg |=3D FIELD_PREP(OPT4060_CTRL_OPER_MODE_MASK, + OPT4060_CTRL_OPER_MODE_CONTINUOUS); + reg |=3D OPT4060_CTRL_QWAKE_MASK | OPT4060_CTRL_LATCH_MASK; + + ret =3D regmap_write(chip->regmap, OPT4060_CTRL, reg); + if (ret) + dev_err(chip->dev, "Failed to set configuration\n"); + + return ret; +} + +static int opt4060_power_down(struct opt4060_chip *chip) +{ + int ret; + + ret =3D regmap_clear_bits(chip->regmap, OPT4060_CTRL, OPT4060_CTRL_OPER_M= ODE_MASK); + if (ret) + dev_err(chip->dev, "Failed to power down\n"); + + return ret; +} + +static void opt4060_chip_off_action(void *chip) +{ + opt4060_power_down(chip); +} + +#define OPT4060_CHAN(color) \ +{ \ + .type =3D IIO_INTENSITY, \ + .modified =3D 1, \ + .channel2 =3D IIO_MOD_LIGHT_##color, \ + .info_mask_separate =3D BIT(IIO_CHAN_INFO_PROCESSED) | \ + BIT(IIO_CHAN_INFO_RAW), \ + .info_mask_shared_by_all =3D BIT(IIO_CHAN_INFO_INT_TIME), \ + .info_mask_shared_by_all_available =3D BIT(IIO_CHAN_INFO_INT_TIME), \ + .address =3D OPT4060_##color##_MSB, \ + .scan_index =3D OPT4060_##color, \ + .scan_type =3D { \ + .sign =3D 'u', \ + .realbits =3D 32, \ + .storagebits =3D 32, \ + .endianness =3D IIO_LE, \ + }, \ + .event_spec =3D opt4060_event_spec, \ + .num_event_specs =3D ARRAY_SIZE(opt4060_event_spec), \ +} + +#define OPT4060_CHAN_NO_IRQ(color) \ +{ \ + .type =3D IIO_INTENSITY, \ + .modified =3D 1, \ + .channel2 =3D IIO_MOD_LIGHT_##color, \ + .info_mask_separate =3D BIT(IIO_CHAN_INFO_PROCESSED) | \ + BIT(IIO_CHAN_INFO_RAW), \ + .info_mask_shared_by_all =3D BIT(IIO_CHAN_INFO_INT_TIME), \ + .info_mask_shared_by_all_available =3D BIT(IIO_CHAN_INFO_INT_TIME), \ + .address =3D OPT4060_##color##_MSB, \ + .scan_index =3D OPT4060_##color, \ + .scan_type =3D { \ + .sign =3D 'u', \ + .realbits =3D 32, \ + .storagebits =3D 32, \ + .endianness =3D IIO_LE, \ + }, \ +} + +static const struct iio_event_spec opt4060_event_spec[] =3D { + { + .type =3D IIO_EV_TYPE_THRESH, + .dir =3D IIO_EV_DIR_RISING, + .mask_separate =3D BIT(IIO_EV_INFO_VALUE) | + BIT(IIO_EV_INFO_ENABLE), + }, { + .type =3D IIO_EV_TYPE_THRESH, + .dir =3D IIO_EV_DIR_FALLING, + .mask_separate =3D BIT(IIO_EV_INFO_VALUE) | + BIT(IIO_EV_INFO_ENABLE), + }, { + .type =3D IIO_EV_TYPE_THRESH, + .dir =3D IIO_EV_DIR_EITHER, + .mask_separate =3D BIT(IIO_EV_INFO_PERIOD), + }, +}; + +static const struct iio_chan_spec opt4060_channels[] =3D { + OPT4060_CHAN(RED), + OPT4060_CHAN(GREEN), + OPT4060_CHAN(BLUE), + OPT4060_CHAN(CLEAR), + IIO_CHAN_SOFT_TIMESTAMP(OPT4060_NUM_CHANS), +}; + +static const struct iio_chan_spec opt4060_channels_no_irq[] =3D { + OPT4060_CHAN_NO_IRQ(RED), + OPT4060_CHAN_NO_IRQ(GREEN), + OPT4060_CHAN_NO_IRQ(BLUE), + OPT4060_CHAN_NO_IRQ(CLEAR), + IIO_CHAN_SOFT_TIMESTAMP(OPT4060_NUM_CHANS), +}; + +static int opt4060_read_raw(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan, + int *val, int *val2, long mask) +{ + struct opt4060_chip *chip =3D iio_priv(indio_dev); + + switch (mask) { + case IIO_CHAN_INFO_RAW: + return opt4060_read_chan_value(indio_dev, chan, val, val2, + false); + case IIO_CHAN_INFO_PROCESSED: + return opt4060_read_chan_value(indio_dev, chan, val, val2, + true); + case IIO_CHAN_INFO_INT_TIME: + *val =3D 0; + *val2 =3D opt4060_int_time_reg[chip->int_time][0]; + return IIO_VAL_INT_PLUS_MICRO; + default: + return -EINVAL; + } +} + +static int opt4060_write_raw(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan, + int val, int val2, long mask) +{ + struct opt4060_chip *chip =3D iio_priv(indio_dev); + int int_time; + + switch (mask) { + case IIO_CHAN_INFO_INT_TIME: + int_time =3D opt4060_als_time_to_index(val2); + if (int_time < 0) + return int_time; + chip->int_time =3D int_time; + return opt4060_set_conf(chip); + default: + return -EINVAL; + } +} + +static int opt4060_write_raw_get_fmt(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan, + long mask) +{ + switch (mask) { + case IIO_CHAN_INFO_INT_TIME: + return IIO_VAL_INT_PLUS_MICRO; + default: + return -EINVAL; + } +} + +static u32 opt4060_calc_th_reg(u32 adc_val) +{ + u32 th_val, th_exp, bits; + /* + * The threshold registers take 4 bits of exponent and 12 bits of data + * ADC =3D TH_VAL << (8 + TH_EXP) + */ + bits =3D fls(adc_val); + + if (bits > 31) + th_exp =3D 11; /* Maximum exponent */ + else if (bits > 20) + th_exp =3D bits - 20; + else + th_exp =3D 0; + th_val =3D (adc_val >> (8 + th_exp)) & 0xfff; + + return (th_exp << 12) + th_val; +} + +static u32 opt4060_calc_val_from_th_reg(u32 th_reg) +{ + /* + * The threshold registers take 4 bits of exponent and 12 bits of data + * ADC =3D TH_VAL << (8 + TH_EXP) + */ + u32 th_val, th_exp; + + th_exp =3D (th_reg >> 12) & 0xf; + th_val =3D th_reg & 0xfff; + + return th_val << (8 + th_exp); +} + +static bool opt4060_event_active(struct opt4060_chip *chip) +{ + return chip->thresh_event_lo_active || chip->thresh_event_hi_active; +} + +static int opt4060_read_available(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan, + const int **vals, int *type, int *length, + long mask) +{ + switch (mask) { + case IIO_CHAN_INFO_INT_TIME: + *length =3D ARRAY_SIZE(opt4060_int_time_available) * 2; + *vals =3D (const int *)opt4060_int_time_available; + *type =3D IIO_VAL_INT_PLUS_MICRO; + return IIO_AVAIL_LIST; + + default: + return -EINVAL; + } +} + +static int opt4060_event_set_state(struct opt4060_chip *chip, bool state) +{ + int ret =3D 0; + + if (state) + ret =3D opt4060_set_continous_mode(chip, true); + else if (!chip->data_trigger_active && chip->irq) + ret =3D opt4060_set_continous_mode(chip, false); + + if (ret) + dev_err(chip->dev, "Failed to set event state.\n"); + + return ret; +} + +static int opt4060_trigger_set_state(struct iio_trigger *trig, bool state) +{ + struct iio_dev *indio_dev =3D iio_trigger_get_drvdata(trig); + struct opt4060_chip *chip =3D iio_priv(indio_dev); + int ret =3D 0; + + if (indio_dev->trig) { + iio_trigger_put(indio_dev->trig); + indio_dev->trig =3D NULL; + } + + if (state) { + indio_dev->trig =3D iio_trigger_get(trig); + ret =3D opt4060_set_continous_mode(chip, true); + } else if (!opt4060_event_active(chip) && chip->irq) { + ret =3D opt4060_set_continous_mode(chip, false); + } + + if (trig =3D=3D chip->data_trig) { + chip->data_trigger_active =3D state; + chip->threshold_trigger_active =3D !state; + } else if (trig =3D=3D chip->threshold_trig) { + chip->data_trigger_active =3D !state; + chip->threshold_trigger_active =3D state; + } + + return ret; +} + +static ssize_t opt4060_read_ev_period(struct opt4060_chip *chip, int *val, + int *val2) +{ + int ret, pers, fault_count, int_time; + u64 uval; + + int_time =3D opt4060_int_time_reg[chip->int_time][0]; + + ret =3D regmap_read(chip->regmap, OPT4060_CTRL, &fault_count); + if (ret < 0) + return ret; + + fault_count =3D fault_count & OPT4060_CTRL_FAULT_COUNT_MASK; + switch (fault_count) { + case OPT4060_CTRL_FAULT_COUNT_2: + pers =3D 2; + break; + case OPT4060_CTRL_FAULT_COUNT_4: + pers =3D 4; + break; + case OPT4060_CTRL_FAULT_COUNT_8: + pers =3D 8; + break; + + default: + pers =3D 1; + } + + uval =3D mul_u32_u32(int_time, pers); + *val =3D div_u64_rem(uval, MICRO, val2); + + return IIO_VAL_INT_PLUS_MICRO; +} + +static ssize_t opt4060_write_ev_period(struct opt4060_chip *chip, int val, + int val2) +{ + u64 uval, int_time; + unsigned int regval, fault_count_val; + + uval =3D mul_u32_u32(val, MICRO) + val2; + int_time =3D opt4060_int_time_reg[chip->int_time][0]; + + /* Check if the period is closest to 1, 2, 4 or 8 times integration time.= */ + if (uval <=3D int_time) + fault_count_val =3D OPT4060_CTRL_FAULT_COUNT_1; + else if (uval <=3D int_time * 2) + fault_count_val =3D OPT4060_CTRL_FAULT_COUNT_2; + else if (uval <=3D int_time * 4) + fault_count_val =3D OPT4060_CTRL_FAULT_COUNT_4; + else + fault_count_val =3D OPT4060_CTRL_FAULT_COUNT_8; + + regval =3D FIELD_PREP(OPT4060_CTRL_FAULT_COUNT_MASK, fault_count_val); + return regmap_update_bits(chip->regmap, OPT4060_CTRL, + OPT4060_CTRL_FAULT_COUNT_MASK, regval); +} + +static int opt4060_get_channel_sel(struct opt4060_chip *chip, int *ch_sel) +{ + int ret; + u32 regval; + + ret =3D regmap_read(chip->regmap, OPT4060_INT_CTRL, ®val); + if (ret) + dev_err(chip->dev, "Failed to get channel selection.\n"); + *ch_sel =3D FIELD_GET(OPT4060_INT_CTRL_THRESH_SEL, regval); + return ret; +} + +static int opt4060_set_channel_sel(struct opt4060_chip *chip, int ch_sel) +{ + int ret; + u32 regval; + + regval =3D FIELD_PREP(OPT4060_INT_CTRL_THRESH_SEL, ch_sel); + ret =3D regmap_update_bits(chip->regmap, OPT4060_INT_CTRL, + OPT4060_INT_CTRL_THRESH_SEL, regval); + if (ret) + dev_err(chip->dev, "Failed to set channel selection.\n"); + return ret; +} + +static int opt4060_get_thresholds(struct opt4060_chip *chip, u32 *th_lo, u= 32 *th_hi) +{ + int ret; + u32 regval; + + ret =3D regmap_read(chip->regmap, OPT4060_THRESHOLD_LOW, ®val); + if (ret) { + dev_err(chip->dev, "Failed to read THRESHOLD_LOW.\n"); + return ret; + } + *th_lo =3D opt4060_calc_val_from_th_reg(regval); + + ret =3D regmap_read(chip->regmap, OPT4060_THRESHOLD_HIGH, ®val); + if (ret) { + dev_err(chip->dev, "Failed to read THRESHOLD_LOW.\n"); + return ret; + } + *th_hi =3D opt4060_calc_val_from_th_reg(regval); + + return ret; +} + +static int opt4060_set_thresholds(struct opt4060_chip *chip, u32 th_lo, u3= 2 th_hi) +{ + int ret; + + ret =3D regmap_write(chip->regmap, OPT4060_THRESHOLD_LOW, opt4060_calc_th= _reg(th_lo)); + if (ret) { + dev_err(chip->dev, "Failed to write THRESHOLD_LOW.\n"); + return ret; + } + + ret =3D regmap_write(chip->regmap, OPT4060_THRESHOLD_HIGH, opt4060_calc_t= h_reg(th_hi)); + if (ret) + dev_err(chip->dev, "Failed to write THRESHOLD_HIGH.\n"); + + return ret; +} + +static int opt4060_read_event(struct iio_dev *indio_dev, + const struct iio_chan_spec *chan, + enum iio_event_type type, + enum iio_event_direction dir, + enum iio_event_info info, + int *val, int *val2) +{ + int ret =3D -EINVAL; + struct opt4060_chip *chip =3D iio_priv(indio_dev); + + switch (info) { + case IIO_EV_INFO_VALUE: + if (chan->type =3D=3D IIO_INTENSITY && type =3D=3D IIO_EV_TYPE_THRESH) { + u32 th_lo, th_hi; + + if (opt4060_get_thresholds(chip, &th_lo, &th_hi)) + return -EFAULT; + if (dir =3D=3D IIO_EV_DIR_FALLING) { + *val =3D th_lo; + ret =3D IIO_VAL_INT; + } else if (dir =3D=3D IIO_EV_DIR_RISING) { + *val =3D th_hi; + ret =3D IIO_VAL_INT; + } + } + break; + case IIO_EV_INFO_PERIOD: + return opt4060_read_ev_period(chip, val, val2); + default: + return -EINVAL; + } + return ret; +} + +static int opt4060_write_event(struct iio_dev *indio_dev, + const struct iio_chan_spec *chan, + enum iio_event_type type, + enum iio_event_direction dir, + enum iio_event_info info, + int val, int val2) +{ + struct opt4060_chip *chip =3D iio_priv(indio_dev); + + switch (info) { + case IIO_EV_INFO_VALUE: + if (chan->type =3D=3D IIO_INTENSITY && type =3D=3D IIO_EV_TYPE_THRESH) { + u32 th_lo, th_hi; + + if (opt4060_get_thresholds(chip, &th_lo, &th_hi)) + return -EFAULT; + if (dir =3D=3D IIO_EV_DIR_FALLING) + th_lo =3D val; + else if (dir =3D=3D IIO_EV_DIR_RISING) + th_hi =3D val; + if (opt4060_set_thresholds(chip, th_lo, th_hi)) + return -EFAULT; + return 0; + } + break; + case IIO_EV_INFO_PERIOD: + return opt4060_write_ev_period(chip, val, val2); + default: + } + return -EINVAL; +} + +static int opt4060_read_event_config(struct iio_dev *indio_dev, + const struct iio_chan_spec *chan, + enum iio_event_type type, + enum iio_event_direction dir) +{ + int ch_sel, ch_idx =3D chan->scan_index; + struct opt4060_chip *chip =3D iio_priv(indio_dev); + + if (chan->type !=3D IIO_INTENSITY) + return -EINVAL; + if (type !=3D IIO_EV_TYPE_THRESH) + return -EINVAL; + + if (opt4060_get_channel_sel(chip, &ch_sel)) + return -EFAULT; + + if (((dir =3D=3D IIO_EV_DIR_FALLING) && chip->thresh_event_lo_active) || + ((dir =3D=3D IIO_EV_DIR_RISING) && chip->thresh_event_hi_active)) + return (ch_sel =3D=3D ch_idx); + + return FALSE; +} + +static int opt4060_write_event_config(struct iio_dev *indio_dev, + const struct iio_chan_spec *chan, + enum iio_event_type type, + enum iio_event_direction dir, int state) +{ + int ch_sel, ch_idx =3D chan->scan_index; + struct opt4060_chip *chip =3D iio_priv(indio_dev); + + if (chan->type !=3D IIO_INTENSITY) + return -EINVAL; + if (type !=3D IIO_EV_TYPE_THRESH) + return -EINVAL; + + if (opt4060_get_channel_sel(chip, &ch_sel)) + return -EFAULT; + + if (state) { + /* Only one channel can be active at the same time */ + if ((chip->thresh_event_lo_active || + chip->thresh_event_hi_active) && (ch_idx !=3D ch_sel)) + return -EBUSY; + if (dir =3D=3D IIO_EV_DIR_FALLING) + chip->thresh_event_lo_active =3D TRUE; + else if (dir =3D=3D IIO_EV_DIR_RISING) + chip->thresh_event_hi_active =3D TRUE; + if (opt4060_set_channel_sel(chip, ch_idx)) + return -EFAULT; + } else { + if (ch_idx =3D=3D ch_sel) { + if (dir =3D=3D IIO_EV_DIR_FALLING) + chip->thresh_event_lo_active =3D FALSE; + else if (dir =3D=3D IIO_EV_DIR_RISING) + chip->thresh_event_hi_active =3D FALSE; + } + } + + if (opt4060_event_set_state(chip, chip->thresh_event_hi_active | + chip->thresh_event_lo_active)) + return -EFAULT; + return 0; +} + +static const struct iio_info opt4060_info =3D { + .read_raw =3D opt4060_read_raw, + .write_raw =3D opt4060_write_raw, + .write_raw_get_fmt =3D opt4060_write_raw_get_fmt, + .read_avail =3D opt4060_read_available, + .read_event_value =3D opt4060_read_event, + .write_event_value =3D opt4060_write_event, + .read_event_config =3D opt4060_read_event_config, + .write_event_config =3D opt4060_write_event_config, +}; + +static int opt4060_load_defaults(struct opt4060_chip *chip) +{ + int ret; + + chip->int_time =3D OPT4060_DEFAULT_CONVERSION_TIME; + + /* Set initial MIN/MAX thresholds */ + ret =3D opt4060_set_thresholds(chip, 0, UINT_MAX); + if (ret) + return ret; + + return opt4060_set_conf(chip); +} + +static bool opt4060_volatile_reg(struct device *dev, unsigned int reg) +{ + return (reg >=3D OPT4060_RED_MSB && reg <=3D OPT4060_CLEAR_LSB) || + (reg =3D=3D OPT4060_RES_CTRL); +} + +static bool opt4060_writable_reg(struct device *dev, unsigned int reg) +{ + return reg >=3D OPT4060_THRESHOLD_LOW || reg >=3D OPT4060_INT_CTRL; +} + +static bool opt4060_readonly_reg(struct device *dev, unsigned int reg) +{ + return reg =3D=3D OPT4060_DEVICE_ID; +} + +static bool opt4060_readable_reg(struct device *dev, unsigned int reg) +{ + /* Volatile, writable and read-only registers are readable. */ + return opt4060_volatile_reg(dev, reg) || opt4060_writable_reg(dev, reg) || + opt4060_readonly_reg(dev, reg); +} + +static const struct regmap_config opt4060_regmap_config =3D { + .name =3D "opt4060", + .reg_bits =3D 8, + .val_bits =3D 16, + .cache_type =3D REGCACHE_RBTREE, + .max_register =3D OPT4060_DEVICE_ID, + .readable_reg =3D opt4060_readable_reg, + .writeable_reg =3D opt4060_writable_reg, + .volatile_reg =3D opt4060_volatile_reg, + .val_format_endian =3D REGMAP_ENDIAN_BIG, +}; + +static const struct iio_trigger_ops opt4060_trigger_ops =3D { + .validate_device =3D iio_trigger_validate_own_device, + .set_trigger_state =3D opt4060_trigger_set_state, +}; + +static irqreturn_t opt4060_trigger_handler(int irq, void *p) +{ + struct iio_poll_func *pf =3D p; + struct iio_dev *idev =3D pf->indio_dev; + struct opt4060_chip *chip =3D iio_priv(idev); + struct opt4060_buffer raw; + int ret, chan =3D 0, i =3D 0; + + memset(&raw, 0, sizeof(raw)); + + iio_for_each_active_channel(idev, chan) { + ret =3D opt4060_read_raw_value(chip, + idev->channels[chan].address, + &raw.chan[i++]); + if (ret) { + dev_err(chip->dev, "Reading raw channel data failed\n"); + goto err_read; + } + } + + iio_push_to_buffers_with_timestamp(idev, &raw, pf->timestamp); +err_read: + iio_trigger_notify_done(idev->trig); + return IRQ_HANDLED; +} + +static int opt4060_buffer_preenable(struct iio_dev *idev) +{ + struct opt4060_chip *chip =3D iio_priv(idev); + + return opt4060_trigger_one_shot(chip); +} + +static const struct iio_buffer_setup_ops opt4060_buffer_ops =3D { + .preenable =3D opt4060_buffer_preenable, +}; + +static irqreturn_t opt4060_irq_thread(int irq, void *private) +{ + struct iio_dev *idev =3D private; + struct opt4060_chip *chip =3D iio_priv(idev); + int ret, dummy; + unsigned int int_res; + + ret =3D regmap_read(chip->regmap, OPT4060_RES_CTRL, &int_res); + if (ret < 0) { + dev_err(chip->dev, "Failed to read interrupt reasons.\n"); + return IRQ_NONE; + } + + if (!chip->data_trigger_active) { + /* Only trigger interrupts on thresholds */ + ret =3D opt4060_set_int_state(chip, OPT4060_INT_CTRL_THRESHOLD); + if (ret) { + dev_err(chip->dev, "Failed to set interrupt state\n"); + return IRQ_NONE; + } + } + + /* Read OPT4060_CTRL to clear interrupt */ + ret =3D regmap_read(chip->regmap, OPT4060_CTRL, &dummy); + if (ret < 0) { + dev_err(chip->dev, "Failed to clear interrupt\n"); + return IRQ_NONE; + } + + /* Handle events */ + if (int_res & (OPT4060_RES_CTRL_FLAG_H | OPT4060_RES_CTRL_FLAG_L)) { + u64 code; + int chan =3D 0; + + ret =3D opt4060_get_channel_sel(chip, &chan); + if (ret) { + dev_err(chip->dev, "Failed to read threshold channel.\n"); + return IRQ_NONE; + } + + /* Check if the interrupt is from the lower threshold */ + if (int_res & OPT4060_RES_CTRL_FLAG_L) { + code =3D IIO_UNMOD_EVENT_CODE(IIO_INTENSITY, + chan, + IIO_EV_TYPE_THRESH, + IIO_EV_DIR_FALLING); + iio_push_event(idev, code, iio_get_time_ns(idev)); + } + /* Check if the interrupt is from the upper threshold */ + if (int_res & OPT4060_RES_CTRL_FLAG_H) { + code =3D IIO_UNMOD_EVENT_CODE(IIO_INTENSITY, + chan, + IIO_EV_TYPE_THRESH, + IIO_EV_DIR_RISING); + iio_push_event(idev, code, iio_get_time_ns(idev)); + } + /* Handle threshold triggers */ + if (chip->threshold_trigger_active && iio_buffer_enabled(idev)) + iio_trigger_poll_nested(chip->threshold_trig); + } + + /* Handle conversion ready */ + if (int_res & OPT4060_RES_CTRL_CONV_READY) { + /* Signal completion for potentially waiting reads */ + complete(&chip->completion); + + /* Handle data ready triggers */ + if (chip->data_trigger_active && iio_buffer_enabled(idev)) + iio_trigger_poll_nested(chip->data_trig); + } + return IRQ_HANDLED; +} + +static int opt4060_setup_triggers(struct opt4060_chip *chip, struct iio_de= v *idev) +{ + struct iio_trigger *data_trigger; + struct iio_trigger *threshold_trigger; + char *name; + int ret; + + ret =3D devm_iio_triggered_buffer_setup(chip->dev, idev, + &iio_pollfunc_store_time, + opt4060_trigger_handler, + &opt4060_buffer_ops); + if (ret) + return dev_err_probe(chip->dev, ret, + "iio_triggered_buffer_setup_ext FAIL\n"); + + data_trigger =3D devm_iio_trigger_alloc(chip->dev, "%s-data-ready-dev%d", + idev->name, iio_device_id(idev)); + if (!data_trigger) + return -ENOMEM; + + /* The data trigger allows for sample capture on each new conversion read= y interrupt. */ + chip->data_trig =3D data_trigger; + data_trigger->ops =3D &opt4060_trigger_ops; + iio_trigger_set_drvdata(data_trigger, idev); + ret =3D devm_iio_trigger_register(chip->dev, data_trigger); + if (ret) + return dev_err_probe(chip->dev, ret, + "Data ready trigger registration failed\n"); + + threshold_trigger =3D devm_iio_trigger_alloc(chip->dev, "%s-threshold-dev= %d", + idev->name, iio_device_id(idev)); + if (!threshold_trigger) + return -ENOMEM; + + /* + * The threshold trigger allows for sample capture on threshold interrupt= s. + * Just using events does not enable a way to get the samples that actual= ly + * triggered the threshold interrupt. + */ + chip->threshold_trig =3D threshold_trigger; + threshold_trigger->ops =3D &opt4060_trigger_ops; + iio_trigger_set_drvdata(threshold_trigger, idev); + ret =3D devm_iio_trigger_register(chip->dev, threshold_trigger); + if (ret) + return dev_err_probe(chip->dev, ret, + "Threshold trigger registration failed\n"); + + name =3D devm_kasprintf(chip->dev, GFP_KERNEL, "%s-opt4060", + dev_name(chip->dev)); + if (!name) + return dev_err_probe(chip->dev, -ENOMEM, "Failed to alloc chip name\n"); + + ret =3D devm_request_threaded_irq(chip->dev, chip->irq, NULL, opt4060_irq= _thread, + IRQF_TRIGGER_FALLING | IRQF_TRIGGER_RISING | + IRQF_ONESHOT, name, idev); + if (ret) + return dev_err_probe(chip->dev, ret, "Could not request IRQ\n"); + + ret =3D regmap_write_bits(chip->regmap, OPT4060_INT_CTRL, + OPT4060_INT_CTRL_OUTPUT, + OPT4060_INT_CTRL_OUTPUT); + if (ret) + return dev_err_probe(chip->dev, ret, + "Failed to set interrupt as output\n"); + + return 0; +} + +static int opt4060_probe(struct i2c_client *client) +{ + struct device *dev =3D &client->dev; + struct opt4060_chip *chip; + struct iio_dev *indio_dev; + int ret; + uint dev_id; + + indio_dev =3D devm_iio_device_alloc(dev, sizeof(*chip)); + if (!indio_dev) + return -ENOMEM; + + chip =3D iio_priv(indio_dev); + + ret =3D devm_regulator_get_enable(dev, "vdd"); + if (ret) + return dev_err_probe(dev, ret, "Failed to enable vdd supply\n"); + + chip->regmap =3D devm_regmap_init_i2c(client, &opt4060_regmap_config); + if (IS_ERR(chip->regmap)) + return dev_err_probe(dev, PTR_ERR(chip->regmap), + "regmap initialization failed\n"); + + ret =3D devm_add_action_or_reset(dev, opt4060_chip_off_action, chip); + if (ret < 0) + return dev_err_probe(dev, ret, + "Failed to setup power off action\n"); + + chip->dev =3D dev; + chip->irq =3D client->irq; + init_completion(&chip->completion); + + indio_dev->info =3D &opt4060_info; + + ret =3D regmap_reinit_cache(chip->regmap, &opt4060_regmap_config); + if (ret) + return dev_err_probe(dev, ret, + "failed to reinit regmap cache\n"); + + ret =3D regmap_read(chip->regmap, OPT4060_DEVICE_ID, &dev_id); + if (ret < 0) + return dev_err_probe(dev, ret, + "Failed to read the device ID register\n"); + + dev_id =3D FIELD_GET(OPT4060_DEVICE_ID_MASK, dev_id); + if (dev_id !=3D OPT4060_DEVICE_ID_VAL) + dev_info(dev, "Device ID: %#04x unknown\n", dev_id); + + if (chip->irq) { + indio_dev->channels =3D opt4060_channels; + indio_dev->num_channels =3D ARRAY_SIZE(opt4060_channels); + } else { + indio_dev->channels =3D opt4060_channels_no_irq; + indio_dev->num_channels =3D ARRAY_SIZE(opt4060_channels_no_irq); + } + indio_dev->modes =3D INDIO_DIRECT_MODE; + indio_dev->name =3D dev->driver->name; + + ret =3D opt4060_load_defaults(chip); + if (ret < 0) + return dev_err_probe(dev, ret, + "Failed to set sensor defaults\n"); + + if (chip->irq) { + ret =3D opt4060_setup_triggers(chip, indio_dev); + if (ret) + return ret; + } + + return devm_iio_device_register(dev, indio_dev); +} + +static const struct i2c_device_id opt4060_id[] =3D { + { "opt4060", }, + { } +}; +MODULE_DEVICE_TABLE(i2c, opt4060_id); + +static const struct of_device_id opt4060_of_match[] =3D { + { .compatible =3D "ti,opt4060" }, + { } +}; +MODULE_DEVICE_TABLE(of, opt4060_of_match); + +static struct i2c_driver opt4060_driver =3D { + .driver =3D { + .name =3D "opt4060", + .of_match_table =3D opt4060_of_match, + }, + .probe =3D opt4060_probe, + .id_table =3D opt4060_id, +}; +module_i2c_driver(opt4060_driver); + +MODULE_DESCRIPTION("Texas Instruments opt4060 RGBW color sensor driver"); +MODULE_LICENSE("GPL"); --=20 2.39.5