From nobody Wed Nov 27 00:27:09 2024 Received: from EUR02-DB5-obe.outbound.protection.outlook.com (mail-db5eur02on2076.outbound.protection.outlook.com [40.107.249.76]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C8EBC1E6321; Tue, 15 Oct 2024 10:51:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.249.76 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728989506; cv=fail; b=FwU3LJ4GqLk0pmCkvox3f6Z+xxYr1lzW9Ka6Mjye2JEdKE00XSFY/zdE7/6kx62fo9bzoyEA7kcOPU6uFQwt5gNCHyeSjOWR8NPIJvaoW8CFgkqqaOu6SBs1xRfsbJ+ueQJc7hu+8SnONOiuQakxQtJc7Rwi1HvO0evcsHjd8vw= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728989506; c=relaxed/simple; bh=0voeKvE9rXRu9NUzy2sK/HoTJf/UXhjiZ8VE5AHjFos=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=sMBvHmvMBA+F4toi3RyxFhuGYhtmkKi4/EHafn0uFMD4GXKDNiVgSXrtoCJKF5J5bBxXxjw0qfZU1IP2JNLB/r+/mOlLRSn4s9sWgEMoh6VcP9SufDyf3l4o5Y7ZvCiFmk1SHplgTZeGfS/dj+IW+x1cpgBA7SJVLq2x6Y6/864= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=SjFaqYAm; arc=fail smtp.client-ip=40.107.249.76 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="SjFaqYAm" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=hgV6K5inuYFo3p8nmAX+paSjGaw4c+Ommwaeoq6arFrqJU3Xk48Xv1wmU/kKdYXrZyjv4KK4WbDSZ2aqUAkmxj3ZyRGef5nSCAGiTwlix4SWS6Vn25VOHMfqOC3OrEm0lYNzPwS+xBlg3T6vtIhZTgEp0LyCySgnCZyE6bHcAe5COsg4WcdhW/HElM9SHKnvPyI/Fs+prLDwdLFRF9sUXPYwToFwUOMehUGHdUEOSbgH9htKssrUOfnKVgoZSVvwaKZm6pWNvhWZbM+Z45RpCmBm1q34paBSNROghmz4qh/uivq4gCEsUGZGgGg+wQsid+XxzBFPonaHxxgnDVOKwQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=G2ZoT/o0BbX+Csgj+qBZ2+0Lpbgr8GJxoJnuxScG7do=; b=lG7/x8/tDGsXvoaGHvjYe+irCLInLiYD3g66ayvg6glRDy8W80HeC3GafFi+HZn8pzdDUg4v8HegvkTTwap0tfrJEEjYeuGxTvPEmNSvVh51LVY6w6bcBR8ajkka+2wcdQdMxfPiUyCK5ELOGTigZh2o7dPgZkg/bWpd9v8c0q4QuJR76uhXwg8tqdcCHh1T78J2g6whSh2aUWyjxs+LXJ+9PjSBBJq6ga2/DiY2dqGKX0ziyCmhFKn6rkSepkfUdVodXU+ULgsvgiCiB0E8Xa92sAMArQ6ggo3yW9ibgbpIDLhiX/PdAfiULfz2Db60XP8wMwC8w9nvZliYLvC4LQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=G2ZoT/o0BbX+Csgj+qBZ2+0Lpbgr8GJxoJnuxScG7do=; b=SjFaqYAmi2nVTfDS/wq/s0+ntQEnAzCxZd4V8ZYME3KTAyk5/KOwVfNASifHzeGWST6C7bMf9ToqAjX5mBB9DCnJXAxU2BTYtcRlgqMkNu2o8UTqDd6PaGJBB74WqbEnLQxRJbEBR/oIPvIOcuI6M8c+3X4lDwhZLW5OiqbcimSuuvV9fjpNHP++H7Ns5qvmoxPLMis9A1nnVoeVVZlg45P7pBDBcOhMX05EZArCjoYZZv35c1p0+QH76Tk+JrcHALUBAelrQ6BOtDYc3v+bTzgn87f3nDowkZDFHYPCnhxGNLsrKapDlUoYY0gDSGUcLmV/ZGcT4jCX03KTlOL9Rg== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) by AS1PR04MB9238.eurprd04.prod.outlook.com (2603:10a6:20b:4c6::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8048.26; Tue, 15 Oct 2024 10:51:40 +0000 Received: from DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd]) by DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd%5]) with mapi id 15.20.8048.020; Tue, 15 Oct 2024 10:51:40 +0000 From: Ciprian Costea To: Alexandre Belloni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, NXP S32 Linux Team , Christophe Lizzi , Alberto Ruiz , Enric Balletbo , Ciprian Marian Costea , Bogdan-Gabriel Roman , Ghennadi Procopciuc Subject: [PATCH v2 1/4] dt-bindings: rtc: add schema for NXP S32G2/S32G3 SoCs Date: Tue, 15 Oct 2024 13:51:30 +0300 Message-ID: <20241015105133.656360-2-ciprianmarian.costea@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20241015105133.656360-1-ciprianmarian.costea@oss.nxp.com> References: <20241015105133.656360-1-ciprianmarian.costea@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: AM9P193CA0026.EURP193.PROD.OUTLOOK.COM (2603:10a6:20b:21e::31) To DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|AS1PR04MB9238:EE_ X-MS-Office365-Filtering-Correlation-Id: e654446d-3b98-4f33-c837-08dced075961 X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|366016|7416014|1800799024; X-Microsoft-Antispam-Message-Info: =?utf-8?B?NXB4K0JBRWs5RkxINEphQTdWK08yTEVUZzljalRQdzVCbk1iQktUa0gzaGV6?= =?utf-8?B?TFA3ZjZNSXVKcFNsWURGMnBlaEt1c0JuMS8zSS9GeDBxbkxycDFObjFvZW9n?= =?utf-8?B?RkNCVHJFU05GMVdnNzdqMHlpQlRsNVFjS21QYmFLRUZCU0RtSEQ4N3JjeUUz?= =?utf-8?B?dzI2MkFTV0twZ3F0aUFOb2N3WnNIRGFEQ240QWlkR01vdTNDZi9vUVR4YmVr?= =?utf-8?B?SFVwaHdLNytUWkkvbmVEbVUvMmVwNjBsVC9hVE5pcGYyWlNuRDlSWFZlT01R?= =?utf-8?B?OUpRUm9tN3FoRkx4WDRYQm1KUVY4Z00vMkpiaTZtQ2dxdWR3Z3BUWnhrY2RY?= =?utf-8?B?aFgxcG96VzFjRUozQmVUZjZKQzBYSjJhc2E2ZVJ3NDRBMEN2SmxtdUdQam5l?= =?utf-8?B?OFNxaHdYOGpkK3RJeFNmNk1VaFpLa3d0OXVSTXhjUkJrWnBLS21FTWJMaVRP?= =?utf-8?B?QWFENG9GcUF0Y1VheU1zUVF2NjdvRjNoblpwMEFSNnZVUWJ3SFYzMk00blQ4?= =?utf-8?B?MVl1RHowbDdyVmh6emxFTHl1dDEvWjZHVjNUV0pvU1VIdlhpMW45UkcyYTVl?= =?utf-8?B?OEhTQ2pXWXlBM24zZmRMenR2QVg2RU9pZURyN1JoL2VmdWMyb0llKzc1c1lJ?= =?utf-8?B?UjFDUVpaT1JuaG9XVnNVb053YUZzVEJrUTI5YXJSSFJ4azdrUEcreDV1dm5Z?= =?utf-8?B?d0pUSjZaN0JOLzRtdnMwUEtxR2poamhIcUdwcko1bUR5akFyWFkvVGh3TlVI?= =?utf-8?B?dS8wMFpHeDJxQmtLbzMvSVFiLytaZFd3cWZISDNzSm1GMTk0S1BzaURaZlZ3?= =?utf-8?B?SUJMRTA3WG9Bb0MzTWlRS2FWRnBhVUFobjlsa0xkUEdOV3FhVTByTmRYVWJ5?= =?utf-8?B?UDdGREdMaC95Q2l2Mmthb21tbXoyckVvSXdmMFNMU0IrbFMvK1liWGdnRlFE?= =?utf-8?B?ZDJOUnNJN2pwYm9venlna3VmNlZkQUZXRkQvUWQ5VUNqdWpnRE0vQllwUSs5?= =?utf-8?B?N0h4em5ZRW5Fc0hjeSttN0JQVTF2RzN6YmdDVVpCUml1SUJtQW5XSUdUbzUr?= =?utf-8?B?SENsMFY1UTVOeXNtMWlqKzBSc1E0Snp2RHVJTUZodmJlS2E2VkxtNUlGaVZv?= =?utf-8?B?RUJxdFVkWjVsVS92eXBaOVMxZFhGTnFtRHZJclU2YmRvUFhzKy8wUms5T0tH?= =?utf-8?B?NGtIK0k3SFBzK3ZxaHExNWNNc1A2cEdaL3BXczlCdUhaSG12cDlBalovZjVV?= =?utf-8?B?M0tSTm5abWlZb2RaQXdlSjNkMnQwdGIzYzhqMXF2OEEwYzg0Um02T3lCSkFy?= =?utf-8?B?cVFXb1BmZWdEWW8zcERtNzlJQUlyMTNyVWtNc1cyaFhRQUlVR0hZRTdNOFo2?= =?utf-8?B?dEN5OTl5UmNMcVdKY1dpVXhRcUVUaDJFR0lzL21YMGhnYVhlcXozaUxaZkVu?= =?utf-8?B?N3FicEUzUEhiVkZJcmFzcDhBYkFNSW1pTXZXeElSOEhnaU5KYm1FNEtQSy84?= =?utf-8?B?VXkzN3d2MUtxZVlIeTJGd2s4dHVLRmZiTVk1Z1VhSi9uU3VVZENQSGUyRndx?= =?utf-8?B?em1nY1BsaFFYdUZyNHZOR2lwdWdPd0pJdUtRRElobUxxc2tkT1BzWGJPYm4y?= =?utf-8?Q?Hy+RqQH0u8ivePXVbf1Q2Beij6dYuPbIBYBAyn9tWbMc=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(366016)(7416014)(1800799024);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?Si8zOC9ITTZRMElFeGc1a2gweFU1YVdkNVdkU1QzcVJvMkpUVFZ4RlY0OWox?= =?utf-8?B?M2hrdE5JSHJlNmtLUEN4Y0R4bU9tVHBYWGpzYVl2WCt6SXoyc1JCZHF3bkdP?= =?utf-8?B?QlVDN3dyNDlqYUdPRjFoeDlmcDc3NGZSZ01ONUx4SzFEUzR1bitrRzAxTmZh?= =?utf-8?B?TnM1L09zaFdNYlQvN0xCVnV0S2E0TXl0YTB4WCtJUHpxSHREekVzQkpBU25x?= =?utf-8?B?b0hpakhCSnJRZlpIL3ZzcWlSaUtiRTZzUk9pNUUxRWd3M2ZxaTF4OThQWE9W?= =?utf-8?B?MDRHaFhyVjhGcWpkZFJmdnN1NlkzTER6VG84V1FQVVpkTVVwL3JJcWNCeVk0?= =?utf-8?B?cTA3Zm9lcHczYXRRZy9RL0NXS2hxYVViWnF1S3lNdEd3V2xEZEV4Rm1qbDRp?= =?utf-8?B?bDlDeDVJamtQaENiUzg1OXFtZHFSalhuZmF6a2h1YnN3NGFBWHZ3N1pET3p1?= =?utf-8?B?ellCYjlBMmlFM1JubndlbmV6Wmg0QWlOSjA3cFhWRGx5M1h0dkQ1V1Vyd3VC?= =?utf-8?B?K3Rxc2JmUEVGWnkwQUljSWFmdjg0cnBXa1lhNmJIT0d3U3dGa01HU013czBQ?= =?utf-8?B?ZHhrVnJDVzJ0MGRBdDNibGI4Rm4zbFlDbVpoWEVoQUhNNU8zYVdBMEZzVUdY?= =?utf-8?B?UWVXaHdwaEpLWFIxNXA2Z0REb2tJM255LzlLaGMrTWU3c3N2cWFsbWZuejg0?= =?utf-8?B?c3NmODROd2MvR2Z4Sk5qVkVuVUhndkk1YXhJdlI2WS9MN055WnFodkIxYTZq?= =?utf-8?B?SHpEQmpLNGUvcnJZd016RHRaMVUyTXZsVXhDSHNvazc3MnlEL3k4MUNlcWtG?= =?utf-8?B?QjF4Y3BJTy8veWM4LzhqUEl2QXhMSDlEdDRnRFRLV1Mwcm01T0xxWHVhakYw?= =?utf-8?B?TllxbCtBdWdxQ3pQQm5KUW50MERScnVWVCs1SVZEQ2VnUFhxcG5OQUw0MGho?= =?utf-8?B?cG1WYk1mdTV4WGtpcmxFMWxnT2g5aWMrZHFkdTBURy9vVGdERWYxWkRYUjNP?= =?utf-8?B?Zi9wZjh4UDdMMHduSjBVSERYVVFHUDVQK2d4TEw2bGFnNTNwYng5TU5teVVS?= =?utf-8?B?VndmNko0MHJQSDFuTFNpakUyYUhKTEE4MEV5TUNhNHZTeUR1ZG9uSGJ1UTRT?= =?utf-8?B?cXp4bnpKb2VreDJxd0tBQnFZWUhJT2dUZDhBYSt5alhzSFBWMDJ3aFRsbXkz?= =?utf-8?B?S2huK0JOQXhNNjVMcVlOV2xkWHZ2clJjT1ZKMENjYW5xdVNydVVvYStTUXhU?= =?utf-8?B?dHJrQ3M5NjBxWUs4eU9iTDNXM0pISm82ZTg4bkc2RHU2T2wwYlNwVjM4eDhi?= =?utf-8?B?LzR3bUowNVlVU1JyNmVBZVorNW12U2luVjBsa3NTUExwM1YvR0VpRDRnSW8x?= =?utf-8?B?R21IL0JTZ1AwVVVFekphSnRYQm5XS3VuWEcwMi8vYXNlVThXUlE5NWZkL2Rv?= =?utf-8?B?RDQ5OWFGVWVwbFRwVVVrVkhvdmUxUTJJc0docDlTUTRNMld6RmJXaUdxbE1y?= =?utf-8?B?SFBXM1ArdzN6N2hYcUVMSVdkTGErSzlYVURZQ0hoenQ2UkdXRVFzK2JJT2My?= =?utf-8?B?OHdrZjJQTEQzWkFTaGp6aUVGb2Q5WDdNamtXa0V1c3dHYjVDVmN6S21mZTMz?= =?utf-8?B?MFl5d3lKNVZKMXNDRWpzVkVxa1hFVUtpNzJHRGtyUW9xeE1RdndGaWNaUjhF?= =?utf-8?B?aHFmWG5oSmtOYUxxcFVVQmNydWRhclg0WmptRmN6N09sR0dUR2gzaEY3azVt?= =?utf-8?B?aEhaSnlRUXBQb25BODZGL1U5c3ZYaWhyaWllSHFBQTlsZjR6UzA3MXkwZFo4?= =?utf-8?B?WHg2V0RCYzlJUldFSGF2clA4K3VrbmJkZmlpemVHYkVHNFhSc21VSFdMb1dr?= =?utf-8?B?TjkzbDd3MjZqMHkyTkloQzM5NENRM2NBZ1pkU3QrTnUrUFVQNThNZU8zQndU?= =?utf-8?B?QmR6MEtkK2JjL0kyUGlhREIydmd2VTcwcjlESXhZYVBSN2I5Lzh6T3luR3gw?= =?utf-8?B?ZUZIcGVCOG0wTEhUY2xKREtIMCt4V0MyWnhHYThpaHdERSsxbE5Ga3JCVkVZ?= =?utf-8?B?b3lINERBOHA0MWZsMUQ5bm02WlZ3eFFodFJpWmFEc1lsVmtCN0R0R21VWnZK?= =?utf-8?B?NFBjTDlwdExpVThkUGR6QkVJM1hkOCszUGlIVUN5UWl5a3QxNUFPc0JCNldk?= =?utf-8?B?S1E9PQ==?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: e654446d-3b98-4f33-c837-08dced075961 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 15 Oct 2024 10:51:40.1438 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: oJTqWPxJbwHQ9OEwiEq2ahLueAOUWtKUzqwamqYojcGmAF5Z6+EFQTIAh9uAqh0Uc86kpsiiR3dDmfLLw9V6Y6p2mmyjGykrQEpps9DPibQ= X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS1PR04MB9238 Content-Type: text/plain; charset="utf-8" From: Ciprian Marian Costea This patch adds the dt-bindings for NXP S32G2/S32G3 SoCs RTC driver. Co-developed-by: Bogdan-Gabriel Roman Signed-off-by: Bogdan-Gabriel Roman Co-developed-by: Ghennadi Procopciuc Signed-off-by: Ghennadi Procopciuc Signed-off-by: Ciprian Marian Costea --- .../devicetree/bindings/rtc/nxp,s32g-rtc.yaml | 102 ++++++++++++++++++ 1 file changed, 102 insertions(+) create mode 100644 Documentation/devicetree/bindings/rtc/nxp,s32g-rtc.yaml diff --git a/Documentation/devicetree/bindings/rtc/nxp,s32g-rtc.yaml b/Docu= mentation/devicetree/bindings/rtc/nxp,s32g-rtc.yaml new file mode 100644 index 000000000000..3a77d4dd8f3d --- /dev/null +++ b/Documentation/devicetree/bindings/rtc/nxp,s32g-rtc.yaml @@ -0,0 +1,102 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/rtc/nxp,s32g-rtc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NXP S32G2/S32G3 Real Time Clock (RTC) + +maintainers: + - Bogdan Hamciuc + - Ciprian Marian Costea + +properties: + compatible: + oneOf: + - enum: + - nxp,s32g2-rtc + - items: + - const: nxp,s32g3-rtc + - const: nxp,s32g2-rtc + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + "#clock-cells": + const: 1 + + clocks: + items: + - description: ipg clock drives the access to the + RTC iomapped registers + + clock-names: + items: + - const: ipg + + assigned-clocks: + minItems: 1 + items: + - description: Runtime clock source. It must be a clock + source for the RTC module. It will be disabled by hardware + during Standby/Suspend. + - description: Standby/Suspend clock source. It is optional + and can be used in case the RTC will continue ticking during + platform/system suspend. RTC hardware module contains a + hardware mux for clock source selection. + + assigned-clock-parents: + description: List of phandles to each parent clock. + + assigned-clock-rates: + description: List of frequencies for RTC clock sources. + RTC module contains 2 hardware divisors which can be + enabled or not. Hence, available frequencies are the following + parent_freq, parent_freq / 512, parent_freq / 32 or + parent_freq / (512 * 32) + +required: + - compatible + - reg + - interrupts + - "#clock-cells" + - clocks + - clock-names + - assigned-clocks + - assigned-clock-parents + - assigned-clock-rates + +additionalProperties: false + +examples: + - | + #include + #include + + rtc0: rtc@40060000 { + compatible =3D "nxp,s32g3-rtc", + "nxp,s32g2-rtc"; + reg =3D <0x40060000 0x1000>; + interrupts =3D ; + #clock-cells =3D <1>; + clocks =3D <&clks 54>; + clock-names =3D "ipg"; + /* + * Configuration of default parent clocks. + * 'assigned-clocks' 0-3 IDs are Runtime clock sources + * 4-7 IDs are Suspend/Standby clock sources. + */ + assigned-clocks =3D <&rtc0 2>, <&rtc0 4>; + assigned-clock-parents =3D <&clks 56>, <&clks 55>; + /* + * Clock frequency can be divided by value + * 512 or 32 (or both) via hardware divisors. + * Below configuration: + * Runtime clock source: FIRC (51 MHz) / 512 (DIV512) + * Suspend/Standby clock source: SIRC (32 KHz) + */ + assigned-clock-rates =3D <99609>, <32000>; + }; --=20 2.45.2 From nobody Wed Nov 27 00:27:09 2024 Received: from EUR02-DB5-obe.outbound.protection.outlook.com (mail-db5eur02on2076.outbound.protection.outlook.com [40.107.249.76]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0CAC71E7C34; Tue, 15 Oct 2024 10:51:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.249.76 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728989509; cv=fail; b=V2Xit2GBTtYZufA6+P57ojeOI8uMgTvgqNCVg/EMFGrTFlW++4n8MKnrHloHAnE9HOH5w3piQUu+EYdJWxhtDhHwVtciM3BLCFXEVg6GmRFgi/mazZOIVKK9XpNb5Tif+HcGGnNTkLtVR2hg2dGmsA24TnCIJ41Zs3rhvk91nNE= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728989509; c=relaxed/simple; bh=H9PWEWU+fH5Zyv/VWrEZqOCrz1LI7bOXimU+PTakqH0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=ExrtyK5VVP2eY6Enblqsy4mTKBPHZ2srtV5WToI+jbGzWxHBH7895X5NAMp+tzpHWS1pYq8PGRa+EFUInq0MZjx0dON9lKm9jejp301XBU55rjo/WADlKsZep7kJnVjAocxEdbQpN1gRU4pq9cowindSsKE1AGy90V8r0uQEp24= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=H55vjS2u; arc=fail smtp.client-ip=40.107.249.76 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="H55vjS2u" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=UY7Hpaw94dk5YLlu9ST6qwzOGeeps0cDB6CkWtyuvbJLL/C6w3/MRRRFIp6somCQx9UA0jTGfZ8D+zh4zaPRe4AlAZ1OZ/Dq3Z+KxBXmFR8x0fAbYGBNo0YqrqExYHUUKcqoKSeR0PVuZkHCPpHdGjEPccpBQ9xIzwkrQ4AR5+YOVjyWeGlT/k+vGlfe1GoOZX0GBOHxtrioz+xMUvmJxi/oUc+Q+TCQk4I4fsfo8N0gC5TpqI9g5LIO9O5EJBljqO79e1aAWKkSdOGId9m05Q6Mfoxz7HpdnhBPz7Eux1YrtBxpuOiM2bM+HJPsDFNp959TWx480bsFjf/qOlvG7A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=scdQMh1u3pFKc8xvDYykNJLGfhv/s+xVq1xIloBoUto=; b=lW41f5fjRYjwCk5rwLJzmUvv0RdrQXxNQ9c10aZUtbS/lrznBonUoeDJ+bqPXzJrlHBsXz1fiSpoeRuAi65vQMAQFZjhJt+NKjQ+Z46Mz10bKgZHSCWzJKJNZFPrbaD0gNCjixzGftxiTIV497k9DtMVrBTddNmRLRBFtcf6SnSybYGArK4LHIInBjoZdkPy0ctRUEoH9Dk4yz/80hQVjwQxYDU7wAoqQYboA2B/M40ofvrXbs4vE4RxVz60qWwp11a2X14NB4akZkP126Ro5ur4wVrliseBjMkiUOquYhv7Xhy0eQLxvBrX6rhD/jCXP4l8l36oqdjrzlySbxLMDg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=scdQMh1u3pFKc8xvDYykNJLGfhv/s+xVq1xIloBoUto=; b=H55vjS2u1GfBho9Hl4J1hckW4WNpW04Ev06IOq5wNQrOcGnLB1rSA6GFSMk0z9CSRNwr0HGAeJ1zk7Io8rtKG5dkLliL3/OCAhjLQcNOsBypX1gWbij6N1lrpQaj3jjILNLMI/El6wV/3GOMJSfqNyFgk9V/y7yrQx8108akFVSQFr/KToAM8+Oe3oSq9biKPluViVa6NA9hIuAhrPkkVZy7IQB6Q3v+MVhyDZhh31+Po/CT4yGrNsilq+AQIu5DxNKrc+Z4jFYXdMAgdLqGzMGkhVhMKAjJypSAC+cVXxixK/uHhV0Szl8pIduRE9eACG2eeRToaKBqPQ984QrYXQ== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) by AS1PR04MB9238.eurprd04.prod.outlook.com (2603:10a6:20b:4c6::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8048.26; Tue, 15 Oct 2024 10:51:42 +0000 Received: from DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd]) by DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd%5]) with mapi id 15.20.8048.020; Tue, 15 Oct 2024 10:51:42 +0000 From: Ciprian Costea To: Alexandre Belloni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, NXP S32 Linux Team , Christophe Lizzi , Alberto Ruiz , Enric Balletbo , Ciprian Marian Costea , Bogdan Hamciuc , Ghennadi Procopciuc Subject: [PATCH v2 2/4] rtc: s32g: add NXP S32G2/S32G3 SoC support Date: Tue, 15 Oct 2024 13:51:31 +0300 Message-ID: <20241015105133.656360-3-ciprianmarian.costea@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20241015105133.656360-1-ciprianmarian.costea@oss.nxp.com> References: <20241015105133.656360-1-ciprianmarian.costea@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: AM9P193CA0004.EURP193.PROD.OUTLOOK.COM (2603:10a6:20b:21e::9) To DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|AS1PR04MB9238:EE_ X-MS-Office365-Filtering-Correlation-Id: 32f498ae-a0fb-4e40-fe8d-08dced075a6c X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|366016|7416014|1800799024; X-Microsoft-Antispam-Message-Info: =?utf-8?B?UUVNTjFiNG9EaFJRYm9PaGVYZ1NUWHpxeXp6V3pRckViS3dxZ3RjVm5zMEdU?= =?utf-8?B?Q1grOE9kQUJpQUROK09FN1pCM015dWs2Zlh5eGtTMlk5cWFBOHhoZTdMalFo?= =?utf-8?B?bTcrbXV0bnorSFMzeGtpaFQzRkxRR1JaMk55WktwN2hIQWtqTGExckNmK05Y?= =?utf-8?B?ZzI5bkd4TWt0R0hUTFI3cjVWYkdwYmJmVWJLdU10V01pQ2VoL2VYVGpxM1Qv?= =?utf-8?B?Z3BEV3NVU2txQUVmWHBiMlN3V3pUZDdiNFdkUkM5M0RsL2JLS21vWHZ0Y2JU?= =?utf-8?B?ZTdJYVFkdDUvdzNPelI5aGNwNnkzZUtJVmVwaTdSdHR4cmNrMkdOcHJHQ3pL?= =?utf-8?B?aEdTeUFicnZ4QzgvYi9iOVQ1YXZ6SVZUNGZicjk2TGJrNVY0QzFHMkozY0w4?= =?utf-8?B?d3Z2QlRvMkxlYy9vL093aGxCOUxsZE04TVpsR05IMmdyV0hwT0YrbVhlNzV3?= =?utf-8?B?K0IrdjNxK3dvYk5EWkhkT3g4dDNjZzZaWHN0aUVwR09uekluWVR1WlRsMklp?= =?utf-8?B?RU1EYk12Z2lpK1JjMjFTcjhNWHJIZVRNeXNGeFkzOTVnTFpOL0NSV1NmOGdY?= =?utf-8?B?VDR2SHYrR1p1VlM5b0Jmemt4UE02QU1zTGhWMEw2RmJrU29uSFBRQ0IvT0lV?= =?utf-8?B?YnNvanRUdkVKejhSREJWQnV2UFQvc0ZVSjZpR0Q5ZTN6RDlsZlQ4d2V5aEwr?= =?utf-8?B?S2FyWVVFa0JDZzJjRHZYV2R3Z28yUGlIQURibC8wdHB4UzVNRmxEZldTUExa?= =?utf-8?B?Z3loVnRJRWd2MkxVQ3ZKeEI2aktwbDZBUkhXMzl0RWJJSk8ycDh0cVlCam9X?= =?utf-8?B?OE9TTlplZ2djaE90UkpjenNhYmRtajBkeHQ1aUtWekJCNjkvYzZ5ZTJFTWJH?= =?utf-8?B?ZzROdSt5TXJ3S2pwMGo4UkxXY0NpQUJaMnY5K3ExM0pnQzNJM3V2bVR4aW9P?= =?utf-8?B?YVJHR3VTLzVJUFBMRmNIOUhOQ3QvMXNKM0c2SFlvZEJpVmhOSXYyUzgzRWJ2?= =?utf-8?B?S0dXZXJOeFZGZVYvQWpmSVV5ZGZMZ1k0YUNMM1lMMVpqQjN0Z0JLUzFTa0F4?= =?utf-8?B?VGpORkQ4dGgzcUJYSG5VK2RxWUZjazdONGtCYXhLSi96aTdxUFNnYjlaSzM0?= =?utf-8?B?aTRqWlRRc2I4ZmtDVWpTTitXOHBFakJEaUl6SDRWbU5WeXo4Y1BkV0FiZ1lG?= =?utf-8?B?NS9IdzlFUTlPUGQ5T1lPZnpDT05yTWpUT2xDc3VmclN4NW1RRFUxcnpHVHBi?= =?utf-8?B?djFMUCt6RllXeHV0RGk3QmpvNTd1UXFjaFVnNnZwZTczTzlFQ01hbGpHaDZ3?= =?utf-8?B?bzIxSW4zYWVMcXZUWHJlUEZXT2ZBYTM2VGNsSVVDenlrT2dtcXpHRmsvU3Zp?= =?utf-8?B?eVVXU1Q5YlJyR1Ixd3JiTEdnVm1QUVJOQVVhbXViY2dHd1d3MEJVdWYrTnBt?= =?utf-8?B?OXlUN0VYOW9PZEt3Y0d2aGRhMlRFM3hQMGNTaXBXMUdTR1grNXJtNHpyc0Fj?= =?utf-8?B?eHJUcW9FQkRGa0piOWhMdmZnZ0Jnblo5aEx2Y3lESHVCeG1nUjVwdzhhTDdr?= =?utf-8?B?WHZMKzJ4ZW0xbkRJWnVVTmhXb201VnVmMmtlRGRkVWFFTHpId1pJZXBTSjk1?= =?utf-8?B?N3RQUnNnQXRkVmZOS0pvRDNrcHBrU1ZheUdJSjdsUHhiejdtY2NuNkwyOC9W?= =?utf-8?B?NEhrUlRPay9jMFFpMHpDb1p1RUhlL2tibEpMSXdqZUVob1pWOENWSTRBPT0=?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(366016)(7416014)(1800799024);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?STZWbktiUTdQaitLUW1md1RWRUpCVmFYbEliSG1iZ0RBQlpGYm5wUlVpc1NI?= =?utf-8?B?aUdCbE5GTUxQbDh3bXlreWc5R3JMWmtpOHdCVWJkNVdBWG1JWTZMUFl0cklz?= =?utf-8?B?Mldac1FuRU0wN1dvNm5yekhROFJvWmgzcjZKRlY0OERvNlBTdWtub1RoNENn?= =?utf-8?B?SFpvdGJyd0RLMmpVeDZwd3NFampqQ3R2K1ZrVGd5L1dUeGZTZjBUdjh2dnVo?= =?utf-8?B?VkpNSk9rblZTTWZRR0dHNkxsZEludDBpME9XcUg0b1hWUUF0MlM0SXBPL3Fi?= =?utf-8?B?SUcvenBSN0xOOWYrMjRiYm53MXBUMkFhc0Npc1p3TWlXTzhOcDFoWGpWeHZs?= =?utf-8?B?S3pGWStUeCsxbDE3MWh1bWJqTWdxSG9HcDdmbmJjMDNHMEpqUEt1T0RxcTZo?= =?utf-8?B?NlNNODlaYzRJZmZtSTNvTmpCMUdrTHNGQ2Nwb0h4MHFlQW9tOHlWUHFnM2U4?= =?utf-8?B?UFlaREVkcER1eU02RDBkTWZCRSs1ZnRSWmdpM0lVbHIvd29NZlMrblpHblNm?= =?utf-8?B?RVFpQ2s1K1ZJNnlBTElBUE01MjhFdUw2TUp6UmU4SVJ4MlIwNmcxUzJ1MG11?= =?utf-8?B?dW54NXdCRUNscEpURDBGQnFrVGp2N3ZpOVh2TlBGU1hsVEMvS2hnaWhVZnp0?= =?utf-8?B?ZjV1VXJBT3EvNENHd3Qvb01UeFYyM0FRVjZxZjVpTkUrZ0JjaENLeWplMW1Q?= =?utf-8?B?ODN2WkQ2OXRYZGJuVThrcS84NW93amQzclJTcHpkQXNZckZ2SDI3MWpjbUk1?= =?utf-8?B?NDN2OVd3QldGNGx6VndGZElrYnZORElZSWNtcU5xOW9kQ3hsWU9VWkhjbWhJ?= =?utf-8?B?ZTl5cHIvS0NVUHRVMFhQcVl6eVZUNjV6UUs3VjVOOGh0YXVwRFFwcjFueWZM?= =?utf-8?B?azBzZmlMZHZ6UmVLVDVjTytqTzZwcmJGOVBFU0hwbTBJVmtvRDNvR29HZXc1?= =?utf-8?B?bGUvekNld1ZiMFBCaVZXZVBFWTJsWkxEK1dqR0p0dHZkYnY2dmVUVEd5Q1Yr?= =?utf-8?B?bU1JY21DWFlHTGpmTEFQaE1PeU1aamFqNVBsL21Ea3RvTTExTjFaV0t2UXcx?= =?utf-8?B?Y3BlcWt0SmFObHFXeW9xNUZONlFLQm1jV21PSjRuUlZUSlljNDlFckFiQ21I?= =?utf-8?B?Tm4wOHg4eUU5SHdBN21vUVdDOGEyZ0Rzb1ltTWRFbHB0QUtqS0JRY3lWblRo?= =?utf-8?B?TTFoNzdLaGdZMDdDMWtYNnZGemp2ektsUnFndXRFTkdRbXlSNm9LaFVMb1VS?= =?utf-8?B?cndzenBYTy9UWGpsUFV3Snd1NkhMRTFlNFZqcEZORnN1aEYwQTE5eXBiYXJt?= =?utf-8?B?Y21qOTlCckpscE1QVUhSaXdQdi9KUzd2WFVHMFVqakp0cTJoWjg3NWh4eDd2?= =?utf-8?B?S2hjdlArbFB1bmowY05wNEhBcE1BRnFFaitYZTVHSWNsZmUzQWdLWWw4Vjdk?= =?utf-8?B?RklNTzRaekVsVzIvK1lzK2RtRHp1ZHU0ZWxKcDBzOWtuZFpuNXV1dk5HbHll?= =?utf-8?B?Ky91Y2JiT24rdnIyUzgrRlg3cm1yS0xRWGtIemQ5MHdtNFpPdzlrTDdiL2ND?= =?utf-8?B?dWZEOGptdmRhaDZnMzgyY1lnQkhkRTFLb3JaQlN6MTYvaTVRNDFaRTZDb1Za?= =?utf-8?B?UHBLN0plbTJUcjVqcWczc09tckFReVdha2VBMWpuY3hkZUlDL3hmQVJUWmxx?= =?utf-8?B?MHdRa0J3S09hZ0ZtRnVkRjYrd3dYelVTNmUzbjllR0FSeSsra0YxdFFEbzY5?= =?utf-8?B?bFVrWVlOMTFpdktWRUJXNjJ4UFBEMjVMcWRhSmZIQSsydnp5UlJkRVFraUdz?= =?utf-8?B?VW5oOWhaS0xIaFFqV1ZkdmUvb0VxMmY5RVBSRUhxK3p0MlJ4cC85U0ZiRGd1?= =?utf-8?B?dHFnbTRtS2xVanZnUjhDY1VWaGhBanlBeUZXQmplREpPb3k4ZWtYaWFrQU9s?= =?utf-8?B?Rm1YSzB4cXlGVXltVTdoaHNiVlhwS3hlWGxGZDZnbUhlRHhkYno3RjM0cFVR?= =?utf-8?B?aHZpVzE2VmtDUFcrQi8zTzVITnRVbXROSkFEQzhWYmRZTDJoVlR4RmovMVNq?= =?utf-8?B?SXhGRFJZWVB6VnNVY1BWWWdCNFJlUHZEakUxaGdtSnhxMVhQK2Q4U05CTU1p?= =?utf-8?B?V3pzSm4xYzVOSkl6eEhSM2p1UlZEYXhPcWI1Vkd4SDZqMkRteTMvZnR0ZU56?= =?utf-8?B?RFE9PQ==?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 32f498ae-a0fb-4e40-fe8d-08dced075a6c X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 15 Oct 2024 10:51:41.9668 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: sgFu5kAUdU+8Ub/TdgJhwHtxsw+iNzhcgy8u593XyPxggg7S7lLe3jKtiAQ9C9o0zupwa38oyiTWPCtRwoVuxujjff8TgGnpVnrYceAgvzg= X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS1PR04MB9238 Content-Type: text/plain; charset="utf-8" From: Ciprian Marian Costea Add a RTC driver for NXP S32G2/S32G3 SoCs. The RTC module is used to enable Suspend to RAM (STR) support on NXP S32G2/S32G3 SoC based boards. RTC tracks clock time during system suspend. RTC from S32G2/S32G3 is not battery-powered and it is not kept alive during system reset. Co-developed-by: Bogdan Hamciuc Signed-off-by: Bogdan Hamciuc Co-developed-by: Ghennadi Procopciuc Signed-off-by: Ghennadi Procopciuc Signed-off-by: Ciprian Marian Costea --- drivers/rtc/Kconfig | 11 + drivers/rtc/Makefile | 1 + drivers/rtc/rtc-s32g.c | 778 +++++++++++++++++++++++++++++++++++++++++ 3 files changed, 790 insertions(+) create mode 100644 drivers/rtc/rtc-s32g.c diff --git a/drivers/rtc/Kconfig b/drivers/rtc/Kconfig index e87c3d74565c..18fc3577f6cd 100644 --- a/drivers/rtc/Kconfig +++ b/drivers/rtc/Kconfig @@ -2054,4 +2054,15 @@ config RTC_DRV_SSD202D This driver can also be built as a module, if so, the module will be called "rtc-ssd20xd". =20 +config RTC_DRV_S32G + tristate "RTC driver for S32G2/S32G3 SoCs" + depends on ARCH_S32 || COMPILE_TEST + depends on COMMON_CLK + help + Say yes to enable RTC driver for platforms based on the + S32G2/S32G3 SoC family. + + This RTC module can be used as a wakeup source. + Please note that it is not battery-powered. + endif # RTC_CLASS diff --git a/drivers/rtc/Makefile b/drivers/rtc/Makefile index 8ee79cb18322..a63d010a753c 100644 --- a/drivers/rtc/Makefile +++ b/drivers/rtc/Makefile @@ -158,6 +158,7 @@ obj-$(CONFIG_RTC_DRV_RX8025) +=3D rtc-rx8025.o obj-$(CONFIG_RTC_DRV_RX8111) +=3D rtc-rx8111.o obj-$(CONFIG_RTC_DRV_RX8581) +=3D rtc-rx8581.o obj-$(CONFIG_RTC_DRV_RZN1) +=3D rtc-rzn1.o +obj-$(CONFIG_RTC_DRV_S32G) +=3D rtc-s32g.o obj-$(CONFIG_RTC_DRV_S35390A) +=3D rtc-s35390a.o obj-$(CONFIG_RTC_DRV_S3C) +=3D rtc-s3c.o obj-$(CONFIG_RTC_DRV_S5M) +=3D rtc-s5m.o diff --git a/drivers/rtc/rtc-s32g.c b/drivers/rtc/rtc-s32g.c new file mode 100644 index 000000000000..d6502d8bf616 --- /dev/null +++ b/drivers/rtc/rtc-s32g.c @@ -0,0 +1,778 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +/* + * Copyright 2024 NXP + */ + +#include +#include +#include +#include +#include +#include +#include + +#define RTCC_OFFSET 0x4ul +#define RTCS_OFFSET 0x8ul +#define RTCCNT_OFFSET 0xCul +#define APIVAL_OFFSET 0x10ul +#define RTCVAL_OFFSET 0x14ul + +/* RTCC fields */ +#define RTCC_CNTEN BIT(31) +#define RTCC_RTCIE_SHIFT 30 +#define RTCC_RTCIE BIT(RTCC_RTCIE_SHIFT) +#define RTCC_ROVREN BIT(28) +#define RTCC_APIEN BIT(15) +#define RTCC_APIIE BIT(14) +#define RTCC_CLKSEL_OFFSET 12 +#define RTCC_CLKSEL_MASK GENMASK(13, 12) +#define RTCC_CLKSEL(n) (((n) << 12) & RTCC_CLKSEL_MASK) +#define RTCC_DIV512EN BIT(11) +#define RTCC_DIV32EN BIT(10) + +/* RTCS fields */ +#define RTCS_RTCF BIT(29) +#define RTCS_INV_RTC BIT(18) +#define RTCS_APIF BIT(13) +#define RTCS_ROVRF BIT(10) + +#define ROLLOVER_VAL GENMASK(31, 0) +#define RTC_SYNCH_TIMEOUT (100 * USEC_PER_MSEC) + +#define RTC_CLK_MUX_SIZE 4 + +/* + * S32G2 and S32G3 SoCs have RTC clock source 1 reserved and + * should not be used. + */ +#define RTC_QUIRK_SRC1_RESERVED BIT(2) + +#define to_rtcpriv(_hw) container_of(_hw, struct rtc_priv, clk) + +enum { + RTC_CLK_SRC0 =3D 0, + RTC_CLK_SRC1, + RTC_CLK_SRC2, + RTC_CLK_SRC3 +}; + +enum { + DIV1 =3D 1, + DIV32 =3D 32, + DIV512 =3D 512, + DIV512_32 =3D 16384 +}; + +struct rtc_time_base { + s64 sec; + u64 cycles; + u64 rollovers; + struct rtc_time tm; +}; + +struct rtc_priv { + struct rtc_device *rdev; + struct device *dev; + u8 __iomem *rtc_base; + struct clk_hw clk; + struct clk *ipg; + const struct rtc_soc_data *rtc_data; + struct rtc_time_base base; + u64 rtc_hz; + u64 rollovers; + int dt_irq_id; + int runtime_src_idx; + int suspend_src_idx; + u32 runtime_div; + u32 suspend_div; +}; + +struct rtc_soc_data { + u32 quirks; +}; + +static const struct rtc_soc_data rtc_s32g2_data =3D { + .quirks =3D RTC_QUIRK_SRC1_RESERVED, +}; + +static int is_src1_reserved(struct rtc_priv *priv) +{ + return priv->rtc_data->quirks & RTC_QUIRK_SRC1_RESERVED; +} + +static u64 cycles_to_sec(u64 hz, u64 cycles) +{ + return cycles / hz; +} + +/* + * Convert a number of seconds to a value suitable for RTCVAL in our clock= 's + * current configuration. + * @rtcval: The value to go into RTCVAL[RTCVAL] + * Returns: 0 for success, -EINVAL if @seconds push the counter at least + * twice the rollover interval + */ +static int sec_to_rtcval(const struct rtc_priv *priv, + unsigned long seconds, u32 *rtcval) +{ + u32 rtccnt, delta_cnt; + u32 target_cnt =3D 0; + + /* For now, support at most one rollover of the counter */ + if (!seconds || seconds > cycles_to_sec(priv->rtc_hz, ROLLOVER_VAL)) + return -EINVAL; + + /* + * RTCCNT is read-only; we must return a value relative to the + * current value of the counter (and hope we don't linger around + * too much before we get to enable the interrupt) + */ + delta_cnt =3D seconds * priv->rtc_hz; + rtccnt =3D ioread32(priv->rtc_base + RTCCNT_OFFSET); + + if (~rtccnt < delta_cnt) + target_cnt =3D (delta_cnt - ~rtccnt); + else + target_cnt =3D rtccnt + delta_cnt; + + /* + * According to RTCVAL register description, + * its minimum value should be 4. + */ + if (unlikely(target_cnt < 4)) + target_cnt =3D 4; + + *rtcval =3D target_cnt; + + return 0; +} + +static irqreturn_t rtc_handler(int irq, void *dev) +{ + struct rtc_priv *priv =3D platform_get_drvdata(dev); + u32 status; + + status =3D ioread32(priv->rtc_base + RTCS_OFFSET); + if (status & RTCS_ROVRF) { + if (priv->rollovers =3D=3D ULONG_MAX) + priv->rollovers =3D 0; + else + priv->rollovers++; + } + + if (status & RTCS_RTCF) { + iowrite32(0x0, priv->rtc_base + RTCVAL_OFFSET); + rtc_update_irq(priv->rdev, 1, RTC_AF); + } + + if (status & RTCS_APIF) + rtc_update_irq(priv->rdev, 1, RTC_PF); + + iowrite32(status, priv->rtc_base + RTCS_OFFSET); + + return IRQ_HANDLED; +} + +static int get_time_left(struct device *dev, struct rtc_priv *priv, + u32 *sec) +{ + u32 rtccnt =3D ioread32(priv->rtc_base + RTCCNT_OFFSET); + u32 rtcval =3D ioread32(priv->rtc_base + RTCVAL_OFFSET); + + if (rtcval < rtccnt) { + dev_err(dev, "RTC timer expired before entering suspend\n"); + return -EIO; + } + + *sec =3D cycles_to_sec(priv->rtc_hz, rtcval - rtccnt); + + return 0; +} + +static int s32g_rtc_get_time_or_alrm(struct rtc_priv *priv, + u32 offset) +{ + u64 cycles, sec, base_cycles; + u32 counter; + + counter =3D ioread32(priv->rtc_base + offset); + cycles =3D priv->rollovers * ROLLOVER_VAL + counter; + base_cycles =3D priv->base.cycles + priv->base.rollovers * ROLLOVER_VAL; + + if (cycles < base_cycles) + return -EINVAL; + + cycles -=3D base_cycles; + sec =3D priv->base.sec + cycles_to_sec(priv->rtc_hz, cycles); + + return sec; +} + +static int s32g_rtc_read_time(struct device *dev, + struct rtc_time *tm) +{ + struct rtc_priv *priv =3D dev_get_drvdata(dev); + u64 sec; + + if (!tm) + return -EINVAL; + + sec =3D s32g_rtc_get_time_or_alrm(priv, RTCCNT_OFFSET); + if (sec < 0) + return -EINVAL; + + rtc_time64_to_tm(sec, tm); + + return 0; +} + +static int s32g_rtc_read_alarm(struct device *dev, struct rtc_wkalrm *alrm) +{ + struct rtc_priv *priv =3D dev_get_drvdata(dev); + u32 rtcc, sec_left; + u64 sec; + + if (!alrm) + return -EINVAL; + + sec =3D s32g_rtc_get_time_or_alrm(priv, RTCVAL_OFFSET); + if (sec < 0) + return -EINVAL; + + rtc_time64_to_tm(sec, &alrm->time); + + rtcc =3D ioread32(priv->rtc_base + RTCC_OFFSET); + alrm->enabled =3D sec && (rtcc & RTCC_RTCIE); + + alrm->pending =3D 0; + if (alrm->enabled && !get_time_left(dev, priv, &sec_left)) + alrm->pending =3D !!sec_left; + + return 0; +} + +static int s32g_rtc_alarm_irq_enable(struct device *dev, unsigned int enab= led) +{ + struct rtc_priv *priv =3D dev_get_drvdata(dev); + u32 rtcc; + + if (!priv->dt_irq_id) + return -EIO; + + /* + * RTCIE cannot be deasserted because it will also disable the + * rollover interrupt. + */ + rtcc =3D ioread32(priv->rtc_base + RTCC_OFFSET); + if (enabled) + rtcc |=3D RTCC_RTCIE; + + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); + + return 0; +} + +static int s32g_rtc_set_alarm(struct device *dev, struct rtc_wkalrm *alrm) +{ + struct rtc_priv *priv =3D dev_get_drvdata(dev); + struct rtc_time time_crt; + long long t_crt, t_alrm; + int ret =3D 0; + u32 rtcval, rtcs; + + iowrite32(0x0, priv->rtc_base + RTCVAL_OFFSET); + + t_alrm =3D rtc_tm_to_time64(&alrm->time); + + /* + * Assuming the alarm is being set relative to the same time + * returned by our s32g_rtc_read_time callback + */ + ret =3D s32g_rtc_read_time(dev, &time_crt); + if (ret) + return ret; + + t_crt =3D rtc_tm_to_time64(&time_crt); + if (t_alrm <=3D t_crt) { + dev_warn(dev, "Alarm is set in the past\n"); + return -EINVAL; + } + + ret =3D sec_to_rtcval(priv, t_alrm - t_crt, &rtcval); + if (ret) { + /* + * Rollover support enables RTC alarm + * for a maximum timespan of ~3 months. + */ + dev_warn(dev, "Alarm is set too far in the future\n"); + return ret; + } + + ret =3D read_poll_timeout(ioread32, rtcs, !(rtcs & RTCS_INV_RTC), + 0, RTC_SYNCH_TIMEOUT, false, priv->rtc_base + RTCS_OFFSET); + if (ret) { + dev_err(dev, "Synchronization failed\n"); + return ret; + } + + iowrite32(rtcval, priv->rtc_base + RTCVAL_OFFSET); + + return 0; +} + +static int s32g_rtc_set_time(struct device *dev, + struct rtc_time *time) +{ + struct rtc_priv *priv =3D dev_get_drvdata(dev); + + if (!time) + return -EINVAL; + + priv->base.rollovers =3D priv->rollovers; + priv->base.cycles =3D ioread32(priv->rtc_base + RTCCNT_OFFSET); + priv->base.sec =3D rtc_tm_to_time64(time); + + return 0; +} + +static void rtc_disable(struct rtc_priv *priv) +{ + u32 rtcc =3D ioread32(priv->rtc_base + RTCC_OFFSET); + + rtcc &=3D ~RTCC_CNTEN; + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); +} + +static void rtc_enable(struct rtc_priv *priv) +{ + u32 rtcc =3D ioread32(priv->rtc_base + RTCC_OFFSET); + + rtcc |=3D RTCC_CNTEN; + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); +} + +static int get_div_config(unsigned long req_rate, + unsigned long prate) +{ + if (req_rate =3D=3D prate) + return DIV1; + else if (req_rate =3D=3D prate / (DIV512 * DIV32)) + return DIV512_32; + else if (req_rate =3D=3D prate / DIV512) + return DIV512; + else if (req_rate =3D=3D prate / DIV32) + return DIV32; + + return 0; +} + +static void adjust_dividers(struct rtc_priv *priv, + u32 div_val, u32 *reg) +{ + switch (div_val) { + case DIV512_32: + *reg |=3D RTCC_DIV512EN; + *reg |=3D RTCC_DIV32EN; + break; + case DIV512: + *reg |=3D RTCC_DIV512EN; + break; + case DIV32: + *reg |=3D RTCC_DIV32EN; + break; + default: + return; + } + + priv->rtc_hz /=3D div_val; +} + +static unsigned long get_prate_by_index(struct clk_hw *hw, + u8 index) +{ + struct clk_hw *parent; + + parent =3D clk_hw_get_parent_by_index(hw, index); + if (!parent) + return -EINVAL; + + return clk_hw_get_rate(parent); +} + +static int rtc_clk_determine_rate(struct clk_hw *hw, + struct clk_rate_request *req) +{ + struct rtc_priv *priv =3D to_rtcpriv(hw); + int i, num_parents =3D clk_hw_get_num_parents(hw); + u32 config; + + for (i =3D 0; i < num_parents; i++) { + config =3D get_div_config(req->rate, get_prate_by_index(hw, i)); + if (config) { + if (i < RTC_CLK_MUX_SIZE) + /* Runtime clk source divisors */ + priv->runtime_div =3D config; + else + /* Suspend clk source divisors */ + priv->suspend_div =3D config; + + return 0; + } + } + + dev_err(priv->dev, "Failed to determine RTC clock rate\n"); + return -EINVAL; +} + +static u8 rtc_clk_get_parent(struct clk_hw *hw) +{ + struct rtc_priv *priv =3D to_rtcpriv(hw); + + return (ioread32(priv->rtc_base + RTCC_OFFSET) & + RTCC_CLKSEL_MASK) >> RTCC_CLKSEL_OFFSET; +} + +static int rtc_clk_src_switch(struct clk_hw *hw, u8 src) +{ + struct rtc_priv *priv =3D to_rtcpriv(hw); + u32 rtcc =3D 0; + + switch (src % RTC_CLK_MUX_SIZE) { + case RTC_CLK_SRC0: + rtcc |=3D RTCC_CLKSEL(RTC_CLK_SRC0); + break; + case RTC_CLK_SRC1: + if (is_src1_reserved(priv)) + return -EOPNOTSUPP; + rtcc |=3D RTCC_CLKSEL(RTC_CLK_SRC1); + break; + case RTC_CLK_SRC2: + rtcc |=3D RTCC_CLKSEL(RTC_CLK_SRC2); + break; + case RTC_CLK_SRC3: + rtcc |=3D RTCC_CLKSEL(RTC_CLK_SRC3); + break; + default: + dev_err(priv->dev, "Invalid clock mux parent: %d\n", src); + return -EINVAL; + } + + priv->rtc_hz =3D get_prate_by_index(hw, src); + if (!priv->rtc_hz) { + dev_err(priv->dev, "Failed to get RTC frequency\n"); + return -EINVAL; + } + + if (src < RTC_CLK_MUX_SIZE) + adjust_dividers(priv, priv->runtime_div, &rtcc); + else + adjust_dividers(priv, priv->suspend_div, &rtcc); + + rtcc |=3D RTCC_RTCIE | RTCC_ROVREN; + /* + * Make sure the CNTEN is 0 before we configure + * the clock source and dividers. + */ + rtc_disable(priv); + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); + rtc_enable(priv); + + return 0; +} + +static int rtc_clk_set_parent(struct clk_hw *hw, u8 index) +{ + struct rtc_priv *priv =3D to_rtcpriv(hw); + + /* + * 0-3 IDs are Runtime clk sources + * 4-7 IDs are Suspend clk sources + */ + if (index < RTC_CLK_MUX_SIZE) { + /* Runtime clk source */ + priv->runtime_src_idx =3D index; + return 0; + } else if (index < RTC_CLK_MUX_SIZE * 2) { + /* Suspend clk source */ + priv->suspend_src_idx =3D index; + return 0; + } + + return -EINVAL; +} + +static const struct rtc_class_ops rtc_ops =3D { + .read_time =3D s32g_rtc_read_time, + .set_time =3D s32g_rtc_set_time, + .read_alarm =3D s32g_rtc_read_alarm, + .set_alarm =3D s32g_rtc_set_alarm, + .alarm_irq_enable =3D s32g_rtc_alarm_irq_enable, +}; + +static const struct clk_ops rtc_clk_ops =3D { + .determine_rate =3D rtc_clk_determine_rate, + .get_parent =3D rtc_clk_get_parent, + .set_parent =3D rtc_clk_set_parent, +}; + +static int priv_dts_init(struct rtc_priv *priv) +{ + struct device *dev =3D priv->dev; + struct platform_device *pdev =3D to_platform_device(dev); + + priv->ipg =3D devm_clk_get(dev, "ipg"); + if (IS_ERR(priv->ipg)) { + dev_err(dev, "Failed to get 'ipg' clock\n"); + return PTR_ERR(priv->ipg); + } + + priv->dt_irq_id =3D platform_get_irq(pdev, 0); + if (priv->dt_irq_id < 0) { + dev_err(dev, "Error reading interrupt # from dts\n"); + return priv->dt_irq_id; + } + + return 0; +} + +static int rtc_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct rtc_priv *priv; + static const char *parents[RTC_CLK_MUX_SIZE * 2] =3D { + "rtc_runtime_s0", + "rtc_runtime_s1", + "rtc_runtime_s2", + "rtc_runtime_s3", + "rtc_standby_s0", + "rtc_standby_s1", + "rtc_standby_s2", + "rtc_standby_s3" + }; + struct clk_init_data clk_init =3D { + .name =3D "rtc_clk", + .ops =3D &rtc_clk_ops, + .flags =3D 0, + .parent_names =3D parents, + .num_parents =3D ARRAY_SIZE(parents), + }; + int ret =3D 0; + + priv =3D devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + priv->rtc_data =3D of_device_get_match_data(dev); + if (!priv->rtc_data) + return -ENODEV; + + priv->rtc_base =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(priv->rtc_base)) + return dev_err_probe(dev, PTR_ERR(priv->rtc_base), + "Failed to map registers\n"); + + device_init_wakeup(dev, true); + priv->dev =3D dev; + + ret =3D priv_dts_init(priv); + if (ret) + return ret; + + ret =3D clk_prepare_enable(priv->ipg); + if (ret) { + dev_err(dev, "Cannot enable 'ipg' clock, error: %d\n", ret); + return ret; + } + + priv->runtime_src_idx =3D -EINVAL; + priv->suspend_src_idx =3D -EINVAL; + + priv->clk.init =3D &clk_init; + ret =3D devm_clk_hw_register(dev, &priv->clk); + if (ret) { + dev_err(dev, "Failed to register rtc_clk clk\n"); + goto disable_ipg_clk; + } + + ret =3D of_clk_add_hw_provider(dev->of_node, + of_clk_hw_simple_get, priv->clk.clk); + if (ret) { + dev_err(dev, "Failed to add rtc_clk clk provider\n"); + goto disable_ipg_clk; + } + + if (priv->runtime_src_idx < 0) { + ret =3D priv->runtime_src_idx; + dev_err(dev, "RTC runtime clock source is not specified\n"); + goto disable_ipg_clk; + } + + ret =3D rtc_clk_src_switch(&priv->clk, priv->runtime_src_idx); + if (ret) { + dev_err(dev, "Failed clk source switch, err: %d\n", ret); + goto disable_ipg_clk; + } + + platform_set_drvdata(pdev, priv); + + priv->rdev =3D devm_rtc_allocate_device(dev); + if (IS_ERR(priv->rdev)) { + dev_err(dev, "Failed to allocate RTC device\n"); + ret =3D PTR_ERR(priv->rdev); + goto disable_rtc; + } + + priv->rdev->ops =3D &rtc_ops; + + ret =3D devm_rtc_register_device(priv->rdev); + if (ret) { + dev_err(dev, "Failed to register RTC device\n"); + goto disable_rtc; + } + + ret =3D devm_request_irq(dev, priv->dt_irq_id, + rtc_handler, 0, dev_name(dev), pdev); + if (ret) { + dev_err(&pdev->dev, "Request interrupt %d failed, error: %d\n", + priv->dt_irq_id, ret); + goto disable_rtc; + } + + return 0; + +disable_ipg_clk: + clk_disable_unprepare(priv->ipg); +disable_rtc: + rtc_disable(priv); + return ret; +} + +static void rtc_remove(struct platform_device *pdev) +{ + struct rtc_priv *priv =3D platform_get_drvdata(pdev); + + rtc_disable(priv); +} + +static void __maybe_unused enable_api_irq(struct device *dev, unsigned in= t enabled) +{ + struct rtc_priv *priv =3D dev_get_drvdata(dev); + u32 api_irq =3D RTCC_APIEN | RTCC_APIIE; + u32 rtcc; + + rtcc =3D ioread32(priv->rtc_base + RTCC_OFFSET); + if (enabled) + rtcc |=3D api_irq; + else + rtcc &=3D ~api_irq; + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); +} + +static int __maybe_unused rtc_suspend(struct device *dev) +{ + struct rtc_priv *init_priv =3D dev_get_drvdata(dev); + struct rtc_priv priv; + long long base_sec; + int ret =3D 0; + u32 rtcval; + u32 sec; + + if (!device_may_wakeup(dev)) + return 0; + + if (init_priv->suspend_src_idx < 0) + return 0; + + if (rtc_clk_get_parent(&init_priv->clk) =3D=3D init_priv->suspend_src_idx) + return 0; + + /* Save last known timestamp before we switch clocks and reinit RTC */ + ret =3D s32g_rtc_read_time(dev, &init_priv->base.tm); + if (ret) + return ret; + + /* + * Use a local copy of the RTC control block to + * avoid restoring it on resume path. + */ + memcpy(&priv, init_priv, sizeof(priv)); + + ret =3D get_time_left(dev, init_priv, &sec); + if (ret) + return ret; + + /* Adjust for the number of seconds we'll be asleep */ + base_sec =3D rtc_tm_to_time64(&init_priv->base.tm); + base_sec +=3D sec; + rtc_time64_to_tm(base_sec, &init_priv->base.tm); + + ret =3D rtc_clk_src_switch(&priv.clk, priv.suspend_src_idx); + if (ret) { + dev_err(dev, "Failed clk source switch, err: %d\n", ret); + return ret; + } + + ret =3D sec_to_rtcval(&priv, sec, &rtcval); + if (ret) { + dev_warn(dev, "Alarm is too far in the future\n"); + return ret; + } + + s32g_rtc_alarm_irq_enable(dev, 0); + enable_api_irq(dev, 1); + iowrite32(rtcval, priv.rtc_base + APIVAL_OFFSET); + iowrite32(0, priv.rtc_base + RTCVAL_OFFSET); + + return ret; +} + +static int __maybe_unused rtc_resume(struct device *dev) +{ + struct rtc_priv *priv =3D dev_get_drvdata(dev); + int ret; + + if (!device_may_wakeup(dev)) + return 0; + + if (rtc_clk_get_parent(&priv->clk) =3D=3D priv->runtime_src_idx) + return 0; + + /* Disable wake-up interrupts */ + enable_api_irq(dev, 0); + + ret =3D rtc_clk_src_switch(&priv->clk, priv->runtime_src_idx); + if (ret) { + dev_err(dev, "Failed clk source switch, err: %d\n", ret); + return ret; + } + + /* + * Now RTCCNT has just been reset, and is out of sync with priv->base; + * reapply the saved time settings + */ + return s32g_rtc_set_time(dev, &priv->base.tm); +} + +static const struct of_device_id rtc_dt_ids[] =3D { + { .compatible =3D "nxp,s32g2-rtc", .data =3D &rtc_s32g2_data}, + { .compatible =3D "nxp,s32g3-rtc", .data =3D &rtc_s32g2_data}, + { /* sentinel */ }, +}; + +static SIMPLE_DEV_PM_OPS(rtc_pm_ops, + rtc_suspend, rtc_resume); + +static struct platform_driver rtc_driver =3D { + .driver =3D { + .name =3D "s32g-rtc", + .pm =3D &rtc_pm_ops, + .of_match_table =3D rtc_dt_ids, + }, + .probe =3D rtc_probe, + .remove_new =3D rtc_remove, +}; +module_platform_driver(rtc_driver); + +MODULE_AUTHOR("NXP"); +MODULE_DESCRIPTION("NXP RTC driver for S32G2/S32G3"); +MODULE_LICENSE("GPL"); --=20 2.45.2 From nobody Wed Nov 27 00:27:09 2024 Received: from EUR02-DB5-obe.outbound.protection.outlook.com (mail-db5eur02on2076.outbound.protection.outlook.com [40.107.249.76]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F1F2B1EBFE2; Tue, 15 Oct 2024 10:51:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.249.76 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728989511; cv=fail; b=nhfhUZ67AyvApd3JY5M77ebvlmGjH2JtAkI2DDkz9e0lknqb+twaAYmiZ6SESvy2h9ckndStmUrSlIWGXSieyfb0VL7j6EDWXXiQJigcMFb3Nr4OD3GP82AdkkpKGPeCYpjK+QfP23QUnsVE85SR6SkIyxQVsuBFflKnKFIQaiY= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728989511; c=relaxed/simple; bh=bL3NkImcly2cuAHYW4cMEdSXW4vh9dDqAo2Dbi22W/k=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=RWnR0XvBH/G2tb3Wf0U3WtTDwnFKz07PEW6/u/ww9ylZpyROpi0juUywiSOxl2Ufeq/KlXMN416y/zyYRaATAxrEwZMFqGmXEKmPVa+oau5oEAhzhcKE6uwPvAlu6ehebmUh81oCe4CEm4mAjsyHNqgTKIwB5hNGnw4Mn5Eecy8= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=cDWl2d/t; arc=fail smtp.client-ip=40.107.249.76 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="cDWl2d/t" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=cBWnBuCQkYFYT1UqubiC/eCHbuDcnYc2B72hR30XXCBsPyQKBGnDXY+S4uUYqpccw54R2QdQ3EtM8DsNZ9Y6x7D975msKxyyU4DWLias/+Y6xl7sJx1uzgjCU7uujMJBg4f4/uywkegBVz6of96LU+JydRz81PxA7cggfKTfd0zkqrrFifciuz3imBXtXjD6CM+EywX1/DripTVamY6QYZP4EgRZLQFVk8ninvcY/4trffwmu2fy/If1tlXy9jctw99/V8oQXCdiwSR1kxumwLBubs8tn31rJotopAdafNJqOm+2o5lw70uXWWbVIfOe1clfKELqcva3uNzrLD4ocw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=RiuOkCfpsNxZrkFZMYxjLbzR4TnUVZDDLO1KoGr8M6Y=; b=l4aKBIjNzgM+93qYcBM7taYTtKtAp1dZ1g5BjLY1cx9QjpAEgCXbCnzVwNXphwLa7Rz4soY/ewmqy0muuNez7wj7kLwKdwCxYJFjg+nMIhBWKjPyWhLL57yH74BVenjWpOXRCCcYjw3JNOH9ehxBYm9FuDRMp9vZLMapP2yKIlyOW+kscMITUG9vNSMkAkZPc+Kx68lm2xTi4AyhAw9EUQrNpH35qkp+dW3iy19x3GlKXwzB2Q8YO5VIDV/JAvj6KInTjuVvn2gIny0uHQ7f+qGL5tVhDcapI2cfpyrOo0i1+5g7YDiu1RTmTeK9jaTLuHhzdOiTKd0713slaLS6bA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=RiuOkCfpsNxZrkFZMYxjLbzR4TnUVZDDLO1KoGr8M6Y=; b=cDWl2d/tuMmshE1JDOGuy6Uo7xbtSYkoJ0LaKnIWXyHVnCIrP7C2UVI63vLl2v400fXpUucyMPP9Yd/jqyw1EcrwBNFcxxuDvK5cS1sTD0yEBnwnJeoVxtZfBMMcHANYU0ygQd/qzfu17TJmSmTe3eAegXnXBHHb6OpfbJrdtt6kxTKqIIGi4vGdMAjQB2tHvEj4uF0l6cQvFzG4n6Jzl3Ymtiwu7wMJhg7VACF+lA2SikvShlXISq4OHRb8pYhghg5tinqYjkFhHHaLCYcKMdKkTaM0eOkw0hhIn/upPbCgRO12Z/+Pc/Kms4OJ35/WxY+EsSuoqMBvFJkwCI9KKQ== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) by AS1PR04MB9238.eurprd04.prod.outlook.com (2603:10a6:20b:4c6::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8048.26; Tue, 15 Oct 2024 10:51:43 +0000 Received: from DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd]) by DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd%5]) with mapi id 15.20.8048.020; Tue, 15 Oct 2024 10:51:43 +0000 From: Ciprian Costea To: Alexandre Belloni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, NXP S32 Linux Team , Christophe Lizzi , Alberto Ruiz , Enric Balletbo , Ciprian Marian Costea Subject: [PATCH v2 3/4] arm64: defconfig: add S32G RTC module support Date: Tue, 15 Oct 2024 13:51:32 +0300 Message-ID: <20241015105133.656360-4-ciprianmarian.costea@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20241015105133.656360-1-ciprianmarian.costea@oss.nxp.com> References: <20241015105133.656360-1-ciprianmarian.costea@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: AM9P193CA0006.EURP193.PROD.OUTLOOK.COM (2603:10a6:20b:21e::11) To DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|AS1PR04MB9238:EE_ X-MS-Office365-Filtering-Correlation-Id: e29278ca-cf92-42a2-96a0-08dced075b88 X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|366016|7416014|1800799024; X-Microsoft-Antispam-Message-Info: =?utf-8?B?NmV6dDJiZTlnbGhPUXVDT2MvamZFQ3J0eGVtNmszcE5FMzdPSWQxUjM3V0NR?= =?utf-8?B?ekpoRktpNmlXR0xscDErYlYxMm5tTUFMRmcxZElmVHR4MUF6ZnlSUUlkSWE1?= =?utf-8?B?aDg2b3NZYkt0ZGRza0E3ekg1NXNuNEhrSDBkU2dEQ1ZsM2RHbE5jcjB6T2R0?= =?utf-8?B?cE1xUkhJUmU2dXJNOTIzcnVET2ppTjRLVzY4Nzh3eVFlak1aQmMwVkFMY2ZI?= =?utf-8?B?UWRYNXdUZ1NQeklqcjVjVGlOTkg1SExYcE9QbmNQQjdWaDVuNlhncDZXV0E3?= =?utf-8?B?bkgzaVZ5QTExbGF0MVNYMVJpOVFMZWFudm1yTDJsckhndVh2bjZXdzFMV1BG?= =?utf-8?B?ZnpSUnpTbVlMbzFsTlNYUDRGWkpIQTJHZVpPaUFQNG9jQitYOVZwNHJVUk1D?= =?utf-8?B?VEFlaWQ5S2ZNREN3RGZETEVoalVzdHN3K0d2TVl3cmlpdFVaTjhJbUlRc3lX?= =?utf-8?B?Ym8yamNndStVZmZycmhPL1c5dWpnMFhCZmFjamFHa2xqU01tL29DR1oxTjda?= =?utf-8?B?V0FtYUVSdThRT2s1NTM3L2thMTZhT3JRdVZLRjBKNEVmd1VKYVR3ZlZNZlY3?= =?utf-8?B?cktTUy9wbENGbHBpNHFLcTZnZ2prQXZjbkxKMTZiM0thMERRKytNbHRBMEdG?= =?utf-8?B?bURoVW1BN2h1RUxqR0gwZ2FKOG9ya0lka05FOGRMQVZaNWtFaWNmUkx2d0tG?= =?utf-8?B?RFFtVCtGS1MrRk91UU1EUmU2TzlISVdHSGRtQlJINlVNOHJBMndLZE1ya2NN?= =?utf-8?B?bVIreCt2RWZFUnYrTjYrbDlXRnExSXpaaHIvcTcvekkvbTBNOCt5S0FKbUZk?= =?utf-8?B?bHlqa0lwUTJYK0FwY29Vbjh0K0tCYitENU9kYkNlVndILzJINzR6bTQ2MTYw?= =?utf-8?B?YXpNcWFsL01CZ25hVkhjVldqOG9TK1Z0Rzd4MkNmYVAxK0JuZnAzTHVTc0Ix?= =?utf-8?B?Mm5JcmdXZzJScE9Ib2k3TjYxLzhqVFVNRXhLR1IyYmMrYXpIeVJVQTNVZ2NO?= =?utf-8?B?MG9UVnZSSUtHTTU0R2s3VnRIc09LNTcxZFJpLzlyVG9Fa0VlZEpKVHZsV2JR?= =?utf-8?B?SXR1RVJJSEhFbnVyV3BTK3Y5UHJoUDVkQSttbng2YmlHQzJGKzdBTDJmT2lE?= =?utf-8?B?UUJnQTl3dFF4c1l2a3RSTXh4TitZeFQ5ekNLSUtQMUQ3N0swSE82UCsxN2pX?= =?utf-8?B?NjREUlcvbmpUS0VXRWZJeExRTFJLM1MxSk5JeXliT2RMaEE4NHpXWnR4cDl1?= =?utf-8?B?dmphK1dkQ0hUMmN4V2lSUEU4MWtibFdhcHhORDFRTUh3bENpR20xVmtrR09M?= =?utf-8?B?WU1QRjViei9ZcjdqTCs0bGFjRHcxc2h2Zm43cWl6YUJnRkRISVZmaitoTVpq?= =?utf-8?B?dE4xYXJFVWl3Qkx2RUlsU1lLbGtMUEs1Y2sxYWtmVUJER1BZb3k4UzE1b1Er?= =?utf-8?B?NHl0U1BNa080MjlrbnNzbHN2YmNSQVNONXFEL1plUTBBd3BFSEN5b0hqWUFm?= =?utf-8?B?aWpZNGpaV1lFY0N1QS9RbUhzU0x0MFRpbXF3ckNFdDY1czdaVlR3dzkxT2xJ?= =?utf-8?B?MXJ2K0JMa1oxZ01zWFhOck1qbzlVOE1RdDBmUElVamhrOURSZ09YZEdJaUJp?= =?utf-8?B?Qzl3MjFRc1JPdFVvYmhVWm5IWG5JcHFoa3VrR0dSZ0ZBdDVVS0xEWVA3ODhz?= =?utf-8?B?T083SHdFT3U0emMrMUlrci9wdXRCTWNPZW1xbmNHL25LbndDcHZ6UjRRPT0=?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(366016)(7416014)(1800799024);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?ZitwR0ZKSmxtYkNSOEFMTktNUGticDBnMHlYVDc3bEhtWDV3QWpraVFwZ0FT?= =?utf-8?B?MUk3c3FDN1p6K0E3aFNFLzZiQVk1RTdtNlhSYUNwYzc2MjNRZC8wS09xMHZH?= =?utf-8?B?M1p5RDlDcWNXRTcrQTQ3ZXBOVDlQUEJVTHRNNlZLbWR2czJpMWp3ZXV2UUsx?= =?utf-8?B?RGhMVW5qNmlINmZGeUhwdkJudEs0WElkTXFPdEpyelB3aXI0L1pyTXh3VDlr?= =?utf-8?B?ZW9ad3FOdmhqdjhMdGVSMXRiY1FjSm9kWEJtYjk3UmpLTVhuaVpRbHUzTS9q?= =?utf-8?B?Qk1sMGlhMTBaTWFUNEJucE5PeFZkR1ZlRFU2Q0owTkpFNzJtN0pWTUVGM2pF?= =?utf-8?B?WXNiYkpxWmhPeWdscC9vUS93V01SQ1VRVjBVdUg1UmRhOGhwUWd0L3NSRU9t?= =?utf-8?B?MGwzaTRHNC9kVmJxaGVaamRSbmZUZjlRQ21iS0MxUEE0UUwzcm91Z3NSK3R4?= =?utf-8?B?VlZvYVIxT0FEQlF0Sm1ONEJ6bGsvT0w2ME92Z1lwV2x0ZVRLYnBIdkU5VnF6?= =?utf-8?B?eCtNNmhHZDluSG02Qi9hUVdNSFM2dlNoV09sMmNiVjA5N1hVQXN5MXJwRUc1?= =?utf-8?B?K05GTlcvbGowS2F4UU1UK0JEOEh1RnFqQkpkOUEvb1o5NWRqRENpKzVFeDg4?= =?utf-8?B?R3dBM1FjWFBKZGhWWDg1cnVicW93Rnh4SWkwUS9JYWFDbXVLMFBITnFYSm9t?= =?utf-8?B?aDFoY3dhWFhKYnpqd1RlQTFwQjRJYjlJRzBNTDBoMUw4UE8rQnBiWGV2eDlp?= =?utf-8?B?R1RaRGRxV2FtRzFBamd4S29zTHc2OGF0RjlDemMxbDNVeFhnOVViWWZHb016?= =?utf-8?B?UGZwbGRSbFN0bllXVHowaTNaWkxhd0xvMXZXd0IvOFJSVXZEek1xL2xJbEps?= =?utf-8?B?YVh1alRMeGV2cmFWaG9DQ0lvOW5jc2o4WmJxUHU0ZjF4L3dubmgzRGxiVWVk?= =?utf-8?B?Q0R1dm0zekg4Y0M1aFhBalJ4YW0vQTFFYkNkcEo5ZGcwVmVmQU9xSlhjSW5r?= =?utf-8?B?SlJHdzdjbnlMTHRaMlBlRFZKY3ZTUjMwMmUva01ySlcrcG5zeVBkbXI1eW9J?= =?utf-8?B?enBiS1ZSRXhGSXZrTDFEQk9CSWUyWmZnNklsYTYycGpoY0lteDZlMXVIdXlL?= =?utf-8?B?dThTQ0lQaldZckxiWHFTRFpORkpwRDlDcXU0OURJQ3M3WlVtc1N0b1VoTkpD?= =?utf-8?B?TWx4M0RsV0ZtUDkvODNLdHNQZW1pcTZvb0lITUlKcnMxOSs3MUgzVE5RaVM5?= =?utf-8?B?V3RDaVpwU0lRekEzcW90OUVPNWZsZnpIbnk3dDlpQ3BVZ21PZ2pSL2N4S0Nm?= =?utf-8?B?ZWhIYW8yaFJyL3BEdm4zUC9OZ1dqUUFCaXkza1hvS2YzN3FtZUFPcTlhOXVa?= =?utf-8?B?SmpDMllrb0F2MDhacm9ObDZEUkh0L2p1TmlONHpzMUNxWFRDcW1RZ0ZFd3pN?= =?utf-8?B?Y0xpWVVlU3E5Y2ZKT1dsUitnK0J4dWtqbW5GSXVUMXFHTGFuVHc5UDFGbUhz?= =?utf-8?B?M0VxdUFmdDRWejNZbENTRFBMYXlUemtiVEo2eXdQbDN0NUo3bG9wQnlKbGps?= =?utf-8?B?OUNaMDZDcFIycjJyY2JTLzlybk1nNjZ2eWNrTWpZaWxNeTZuTTNnR1dvbno0?= =?utf-8?B?T2dLc1ZRMGFPc1QzMlBnUnNtb1NtUEJHU1VOSTBXTG1iV1VSMUdRMXVOaXhR?= =?utf-8?B?T1BGMEhidERGeld1aHU1VTNySWkyS2xzSFFtbkRWUkR5L0lMKzN3QjVTa2FL?= =?utf-8?B?MU9YVVhwSnNhNlFpSGVWdWVkWjRUU1ozcTBTdTczRUZjQ2ZjUTdEU2xwOURy?= =?utf-8?B?ejRaellHdFE3OUJSQjB5T3RqZ1pFNjFuRnY0WEhSTXhjVVBxOFBRZld3ZVhC?= =?utf-8?B?cnU4N2JVempFWENGS0NTbXRkUzg0Ly9nQTFKN2ExUlNldTBlNFZZblZWd0xF?= =?utf-8?B?UTJVRDZ1Q3pVS0R6QjIvWWR6ZlRreWRmcXhEZjQ1QW41QUpKK081L3hWUytz?= =?utf-8?B?by9DWjN4WjkyZGx3SU16S21UZU1XSjNlMkdCRUd2Uk4vME5icGNpencwT1k5?= =?utf-8?B?NXBoMC9LUjhDakMxbUx6VE16emhpNndlc3dzTW1IU2NHZ29mcUZmV24wQkw1?= =?utf-8?B?ZGJlOTg1RTZiZC9vU2JyKzZMRFJMZ05YT0t6Y09jU25rcTNmTUFiL0t4Y044?= =?utf-8?B?dHc9PQ==?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: e29278ca-cf92-42a2-96a0-08dced075b88 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 15 Oct 2024 10:51:43.7661 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: y+PxSrYY729lJwUAPVj0XrysxCauXlBJN40jkgI8Ty7r0PNzjok9/8edx4rsgM+nC7ZY0OEvMS/FCZC+wvgvBqwFdSvKc9tU0kO0d+sS+G4= X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS1PR04MB9238 Content-Type: text/plain; charset="utf-8" From: Ciprian Marian Costea The RTC module enables Suspend to RAM (STR) support on NXP S32G2/S32G3 SoC based boards. Signed-off-by: Ciprian Marian Costea --- arch/arm64/configs/defconfig | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 5fdbfea7a5b2..584cef78c984 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -1209,6 +1209,7 @@ CONFIG_RTC_DRV_DA9063=3Dm CONFIG_RTC_DRV_EFI=3Dy CONFIG_RTC_DRV_CROS_EC=3Dy CONFIG_RTC_DRV_FSL_FTM_ALARM=3Dm +CONFIG_RTC_DRV_S32G=3Dm CONFIG_RTC_DRV_S3C=3Dy CONFIG_RTC_DRV_PL031=3Dy CONFIG_RTC_DRV_SUN6I=3Dy --=20 2.45.2 From nobody Wed Nov 27 00:27:09 2024 Received: from EUR02-DB5-obe.outbound.protection.outlook.com (mail-db5eur02on2076.outbound.protection.outlook.com [40.107.249.76]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 142541EBFFF; Tue, 15 Oct 2024 10:51:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.249.76 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728989514; cv=fail; b=Bp5qNcs1TF/+dvEEgMEwnPv+qfMgf9PfFCIH87CkFEasn52atbGAat/KHDfxctrNm61oTjnrO+XSAA/lQ7eg+x3hPBxcAlZ2PucSB5uc65OtrzrxkKjYPJqfUYPSx0KarzZPBvjlLChw6RfkPCsBWnR0JuIOMDSv5nv8VAwwkGs= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728989514; c=relaxed/simple; bh=gPWrcsX0yNgOrxniFUUIpd4R/Sf/rzujv/lnBO6E3Vc=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=FhICP9KSTu15QWbazsM3kyI1cZ1eEntjbrdZEroPLuG0BxnWZKmfGfZJ2RJDXCTB5x/6fMedeqhFnqFSCxjsNSgqoydnyc7uI72Fd+qGqXBQCJTRxX9rH27tO9323ssk6uqoS3ELkgDFr+9ZjU/COdrZXIqfn9o9wxpFoFlpNpU= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=AFhi0BTW; arc=fail smtp.client-ip=40.107.249.76 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="AFhi0BTW" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=e7kYcB2YYAntJl7xB1c+9dTWNqqJ9DKuuTiXm97R0rXAnbNQWwsva7tda5TiZNoAqNCtfkEKeHhRYqXBjjBBjmyZrgggEfAEjKJ0mrg7bzyGzLSuHgBlZkFmZzOEu3mS2HBS/uIifLhVr78HajzeQK4DXEQQflbL1AEc5rEpsPmkZ1JptIk874cZ3ga0SLiWJupV0Un45SDat1TALw7gWJ9qFzHPnHGmF0P4mzdgz/B9AaAYNVKeqaF3wuhY4zCJgYoJgrxWsEN8eeCQlnvRr1gRdcZI2KiMg54/Zlr45BQbk+ZluVbzzH4tgmNP6S+vawYYlRk3XbIK4qzvMep74g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Wh3dxdiFnnlVrzcHjBrhgCcglC+z8h3oypiIHqgl9ZY=; b=rV6dKS4N7jgYKuXZ0FROkKY3l1FNe7Y1JGTQvKR6SDbmkt3e3AIJJPaQkwlujKxZv/9653hgMuyk2ydF+Vy3U4j20pZ/JNTq1AXxNwy2MCZ90GrR/xHydN80G7Py91B/DS0ffDN/Ykfx++alEPPJaW04PbzqJgHDRrztxMGN6Y4tUcQx6CTKGHXyvktxVnIF074cXruK7RLAK3xp2hJ4gSK3QDbxYpR9OEE+z59zl1/ljJPYISgJPOvzIxY0pOYvbBIeVPm/5JxlEWu8j1/9mR8NMzNODYOuJohddiFilQCoAZKrfRtJx754EMdppqKsyeZ1XweLC4zHCfismKqp8A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Wh3dxdiFnnlVrzcHjBrhgCcglC+z8h3oypiIHqgl9ZY=; b=AFhi0BTWTEB36M4gSjoPOoeVve4+7wT4+BjLaBROrh+tXi1Lq2XMsxccnlzxq27M4qFWu8jKKxsHWXDi0CJyM57/vsJCujI5NqqDubVSjucfrAzFozU9aZfdFEGffmSrXFseFnpqS6izLKYLvC+4wvBGpk1InAyieHyz0LhWECXVpMFGtejj8Mt0amQ4FDF2MJ13fe9a9SGF62YmzwiLMI4JdU+K9yCHc7gnAP7PricmjXuOYv6Gpu4ipTkH28iM0wXLkznzFoybOROz4iUGi+r6komIbg70Wwvygd90XVKxMYH29UMEtut+jeYu/jGgTX/Lo0V1di6n8B7ieJpkfQ== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) by AS1PR04MB9238.eurprd04.prod.outlook.com (2603:10a6:20b:4c6::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8048.26; Tue, 15 Oct 2024 10:51:46 +0000 Received: from DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd]) by DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd%5]) with mapi id 15.20.8048.020; Tue, 15 Oct 2024 10:51:46 +0000 From: Ciprian Costea To: Alexandre Belloni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, NXP S32 Linux Team , Christophe Lizzi , Alberto Ruiz , Enric Balletbo , Ciprian Marian Costea Subject: [PATCH v2 4/4] MAINTAINERS: add NXP S32G RTC driver Date: Tue, 15 Oct 2024 13:51:33 +0300 Message-ID: <20241015105133.656360-5-ciprianmarian.costea@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20241015105133.656360-1-ciprianmarian.costea@oss.nxp.com> References: <20241015105133.656360-1-ciprianmarian.costea@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: AM9P193CA0029.EURP193.PROD.OUTLOOK.COM (2603:10a6:20b:21e::34) To DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|AS1PR04MB9238:EE_ X-MS-Office365-Filtering-Correlation-Id: d805810a-956b-4dea-309e-08dced075ca4 X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|366016|7416014|1800799024; X-Microsoft-Antispam-Message-Info: =?utf-8?B?TjF4UiswOGV1RklZajU5V1Y0QjZieWJKSThNQWFXalpLb2ErSUE1SEVPZ2JG?= =?utf-8?B?YXJOM0FpTmxTT1ZudHl4Vk1IclF5QjlJVzcvNWZoMkNFUi9IU1Z4QjVpRVIx?= =?utf-8?B?NW1KS0tuRXlpcEZQUzVJZ0lRSm1QZ1dxdjJ2ams2UmdmUDJmV211YVM4WWRK?= =?utf-8?B?VHZ6RWJLTGFrMUtTdDNPUDVxbHczZWZyUWJTWmMxM0VnOWZ1VEI4SHJZalpF?= =?utf-8?B?QnoxVWhyOWZySWhRQThwd000LzkxbDJHbUh4dzFHd2E1elRuWWhhd1A1aUQw?= =?utf-8?B?MXFsZ0hPNmV5dlhhVnY1UDlzUWZUM0hRaE5VSGVVckN4Q0s4UzRLT0VOOEpT?= =?utf-8?B?NE1oaHpmSC9Oc2MzRGdXengrN0lURk9Na3lYWFNDRWVPd3Y5YytoQzdodVFy?= =?utf-8?B?ZXViUExkY2NGU2h4dC9GNHJkWGVKVkswMnE4Y3ZPYVE0RVJXSFJ3VExMUlpF?= =?utf-8?B?NS81TytEQjNtQUdYSmsvaEQweEpOV01kazIrdlhwNEswQzVlOExDT3VUQ1hq?= =?utf-8?B?S0RLK2JxbWNWeXBKT29BUFVHRE9Ra3hUeTVRNU9Sckd4MjMwMjJJbGw1Z0NQ?= =?utf-8?B?SHJVY3NvOUpNUmpncytOZVpjZ0NJWk9jdTVNZThOSlNxd1prWWhzWlVtTTBP?= =?utf-8?B?akUxUnF5b1BUR1pTSXFJWXBEdnl6Yk9vK25SSE5DT0FFTlNvMDJ0UHMxeFlW?= =?utf-8?B?cFU5eld0VXpVR3Y5eGZKcHFxNCs0eVlkOWQvN012dGZtc3Q4WjV0MHhQM0Mx?= =?utf-8?B?T0RRRzJPQmRLL3hvWU5QYVloOVM0UGtwbUdsTldvMld3WG9YaHZDcjZ6cGYv?= =?utf-8?B?THpWZFBXb3d4a3lLWGx3a0lCVjEyKy9MT1hIM2RlbHM3ak1oemoyd0FNSUNQ?= =?utf-8?B?QXFiME1JSGxrcGx6ZUVRYlg4SjhOczEybW05WWRxTncwQVZNQm4vdnB2WGlh?= =?utf-8?B?bFliVGVrT0xTMlNJNG9YSmoxL2VtS1NrV3Zwc2FJbExrNGZlRmtZR2k1Qmlo?= =?utf-8?B?cmh6bTdNSk1kNm5WeVJJQXVic2dkdCtXUEV5UHhTcnBBd29ZQlVkMVNJZVFD?= =?utf-8?B?UWtlVUtWVWNEaWRsOEVOMjhjSjlhZHJ4bE82aDZrNys5aXgyL0JpZ3ZRSk9G?= =?utf-8?B?cWdFQW1DOTA0QkRTOWZwMC9kQk9jZ2FlemxBZ2pEa0IzVzlQUWxPZkRqeVJB?= =?utf-8?B?dzhWc1ZVUVI2cHJKb3UwcUphalBRTU9KVUxpdlgzanZ4UDNURW8wYkRncERU?= =?utf-8?B?Y2VwcHFCS1FsR1NGWk9vMnJ6MnJaTVFCMUFCMG5MOFRodlc5WG94QTZiSldZ?= =?utf-8?B?cm5mem8vOWdqWkVFb3E1M2JaSytyUmkzYUVIZFpLMFVCNlFobGc0bHdFWXBF?= =?utf-8?B?L0xVaWJDS1RlOHluYlMzWG9wZ01mNkNnWWdTOFZJRXRWYVVEa3pvVGdUZDZj?= =?utf-8?B?RW41Smg2cXdUT0ZlWURyd2preVlqUWNXM2NxdU1UcDM2RWFJWUx4dFFWVlhM?= =?utf-8?B?MEhFaWN5amV0Qmg5dkp0d1lpWVNxaWpGUU1hZDFveG5GekhSMnNCS2haNlNW?= =?utf-8?B?eDdWc3hmNy81WW5BUjB3VmZUN1dSYlB3Vm0wZmlLdmhOWmhTWnFHS1F2SFBr?= =?utf-8?B?K2Y3bHh3TWROZE9ubFhQNWNIZlhRalg5VG1xbmMyeWhzaXdiWTUyUG40V3lK?= =?utf-8?B?M2htMjNmbHdDOHpiZjNIazk4b1pIUjNLWGZNeE5NRkF0RVhxVDd6QVJnPT0=?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(366016)(7416014)(1800799024);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?NUNTckJJbGFKVDlMTWkvMU9sekIvODZjc3E5bHlNR0pLZ0t2bzE4K2oycDRC?= =?utf-8?B?R2hwbndHaHBLK2hNN3QyZlp2ZnMzSVROTU1SWmlTWElKQ3NRVHprWnN4MFBW?= =?utf-8?B?Q0lJczkzOG1RT0wvYWlmNHVWcWh3M0xCRURjSnhHbXVFVFp4K2NjNEwyazRz?= =?utf-8?B?K0s4dkVOSUwraG44Z2ZsV1RSUnF2bG9rOERGMzhnVXF6Q2ZMdnlwLzY1Z0Ra?= =?utf-8?B?OXNTak1EMFVsOVhldk1QTE9yMGZVdjR4b1V6ZWs5bHBuQzJ4SWgzRkdFTnVR?= =?utf-8?B?cW4wdjZvR28xWnI1dTEwY0wrOWFoVzJvMTJHSkI4SWxvV1lqeFMvYURPemtK?= =?utf-8?B?TFZSQU9YNmRPdklPcERrbHgveWludmRXcDlJZU9KSXFQME5ZbmFkRDdRMnVu?= =?utf-8?B?YXZHRlV1ejVyaVVhZG5GN05tOXZLRlhGN0Q5S0hEQzNpUUdIc1MwOTdkSmor?= =?utf-8?B?c1VuMGxVRXN5c1ZCYU8vQ0xrNW96L1lhWTJKamR2UStMWStFSGZnTG1BVG5D?= =?utf-8?B?dGdaQnY4QXZycGEwMjd2aUdrLzlMV0d1bXZEZzdIdGtEeEFWVEl5Uzd4Y2Uz?= =?utf-8?B?SjRJbTdmZXIrMXNkdUpESVBVOXZkc0o5bGJQZ1JMU25IemRrVjNQb3k1OFFT?= =?utf-8?B?Z0g3SG90UkhqMmNCS3hCdUhLdVY0eWkxR1RYWFpnU0svOHBhaGR1N2JHNms3?= =?utf-8?B?WmVxTisxMUJ4RGQwczA2QktDM2srR0FoNk90MzFXd2JvbFpCdWszU0t5K0Nk?= =?utf-8?B?Y3RFdnJINW9pbCtUOGVMc1N5SHp5NmJKbWY0bzA5aFBrVDdzVFRwZzYyOEZU?= =?utf-8?B?b2t1clQwV1YwTXpqOUJ6dkRjeDkzZ04wMEUrQ2RyRklGeXY1OEMrN2Z5eHhH?= =?utf-8?B?ZXNQd2JTczBmL3o5bnRCR2JJT3RFSjBOUGZCQXpMRXhTMHlkQ3VXUTdaRkZO?= =?utf-8?B?YkxnZ3d4UlI3R21hVllmV3c1YUJ4djErdG53NzlMK01NeDBKVm02Zi9aWlFu?= =?utf-8?B?RWxlNFJVOWZseUllLzFpU29CdmdWMExneFIzWjJVR1BNUGNOdkxUZ2IrZ2Fj?= =?utf-8?B?VTM4c0RrVVhKWGtrbldLSnV2Y2ZOZDBzTkpEOXZxK1d4b2t6K0RjcXpaSW1D?= =?utf-8?B?dVZ2TkkyUC9ob2VmY1lnTTFIKzVlQlJDaVVzQkZZT0NUS2dldWRKdkVvUW85?= =?utf-8?B?bjR2K3lhaTYzdCsxZjNQOHhvaDVzZHJQN2o4K25nUXdpTHQxei9jQ2xKZ3pO?= =?utf-8?B?Y2lOWlZBMDZVRWp0WTA3cG1HYlN2dXE1NTgxWUI3VTM1RGVQWnpxTDJibWdW?= =?utf-8?B?b2duMzB5SEhFSjNmcEk3b3dTUWRhQlFkVzk3S2RSM1lKdmdyWWZGT0pPSWtX?= =?utf-8?B?UUcvWmx2TDhIZmFic1lZQklYSXVIL0ZMNFk5KzdUZzZHTG9kcW9xUmZ3OXNo?= =?utf-8?B?NWUrcGt3Z3ZFYnVNSjBxSmhEbmhjMjA1OG51SFBtTjRwNkpRS0I2OVE1ZjJ5?= =?utf-8?B?bjhMQlZUQ05ZREtpSVFnT3h6b0lkZDgzYWRCdmNjaEFkU1FtZHZHdElLZ1B0?= =?utf-8?B?WGJtTG9oR212eGdpL0gxRVRsLzY1ZGh3V280Y295RnVNSVFOZmYrMTVNOGFv?= =?utf-8?B?c0ZYSFZ0WW1kME14aGROdlRLN3NhcHpYdGJIc0JaOGFmN25JaGJjemJZM1Jw?= =?utf-8?B?aVJaajlxei9od0Fpc2RsWGtWVGZsSU1LUi9QZ242dTZRemFMQ3hwcnBhQ1dx?= =?utf-8?B?UTNJcDVBRkNDT09FQVZVTnVielRjeVVSbnA2OEVCTnFodnNFM1AwclRCZ2Vr?= =?utf-8?B?R3FOVXQ1cUdHTXRkMk4wZVI2Z0FseGZDNGVYeVZVVU1ZWDREL1JHemUrUVV1?= =?utf-8?B?K3RydENueVhCOUxYWnh5RlJOSUFNbW0wOVA0cm41YXFWdFc2WmxJcjNjYTVQ?= =?utf-8?B?SzdEUmtpaXZRYnUrZG1CY1ZMYXVZWll4SHBGZDFhN1V6czhRNTUzNTVlaEhl?= =?utf-8?B?TWJ3TDNDLzFpaUU2VlhFV29ZRnBZK3pJbVBrTTBSRVFNKzd1SXJEM2tPRnd0?= =?utf-8?B?eGhnQTJFSmJLMkxCTHZLMmhCWkt6aEdZLzNReHFJWlR2LzJxcXVJVUlHWGZi?= =?utf-8?B?aUFtd3hGREQ4L1dGR0FKSWNiSEdKaFQxZGxXWlg3QjBVck9zWnVJSEdydDh2?= =?utf-8?B?WXc9PQ==?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: d805810a-956b-4dea-309e-08dced075ca4 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 15 Oct 2024 10:51:46.2292 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: HYJqJ+emzUirV8xZmQVqLtEmpn0ohwvWPgZKQcKrU289A/cxwqCEjyywFpvgmp3X5LqrujiisHfwMOml0uPZJORyAMOuBQ5WHB+2/TsPVIw= X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS1PR04MB9238 Content-Type: text/plain; charset="utf-8" From: Ciprian Marian Costea Add the NXP S32G RTC driver as maintained so further patches on this driver can be reviewed under this architecture. Signed-off-by: Ciprian Marian Costea --- MAINTAINERS | 2 ++ 1 file changed, 2 insertions(+) diff --git a/MAINTAINERS b/MAINTAINERS index 7bfef98226d9..991a9df6819d 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -2763,8 +2763,10 @@ R: Ghennadi Procopciuc L: NXP S32 Linux Team L: linux-arm-kernel@lists.infradead.org (moderated for non-subscribers) S: Maintained +F: Documentation/devicetree/bindings/rtc/nxp,s32g-rtc.yaml F: arch/arm64/boot/dts/freescale/s32g*.dts* F: drivers/pinctrl/nxp/ +F: drivers/rtc/rtc-s32g.c =20 ARM/Orion SoC/Technologic Systems TS-78xx platform support M: Alexander Clouter --=20 2.45.2