From nobody Wed Nov 27 04:30:25 2024 Received: from mail-wr1-f48.google.com (mail-wr1-f48.google.com [209.85.221.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3372414F9E2 for ; Mon, 14 Oct 2024 08:19:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728893991; cv=none; b=fFovr+0u8nzC9X/3KH3S4iDZFRjamZHBUeuEkFf5VHLuhB2diBADWDWkv8VR4nuZZ1e5RdkpitlIzpAkplq4Ua65eQhFsy0XFxqTX5psq9VCdsSWFlBWZJQxK+1S81OuzYFExRQT1TPFQEIC9+kb7E7HIORtv9HuhdiQzkGJd1g= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728893991; c=relaxed/simple; bh=FdnpvhfC+1AEQjp8j5QlbKHf85wWJdM9k4KJpsGX4RM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=HdTBzKDM75zxmfH43mdXJ+lIZt8hzDH8Cnm7jWgNKqo65tVOGvxpG16F3fo85G4jCEbe+so43XhMeSdy9vr/vkpo1P/eIINMJrxrF9WGfwS83/DGBoLyS0NV9sqcPFtSF195VHFkujO61KXtSj6/XGw9vWxwoIgW8prTzfM8W+E= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=RIaPIBHj; arc=none smtp.client-ip=209.85.221.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="RIaPIBHj" Received: by mail-wr1-f48.google.com with SMTP id ffacd0b85a97d-37d461162b8so2649484f8f.1 for ; Mon, 14 Oct 2024 01:19:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1728893987; x=1729498787; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=clN8Q/pfP4O2rUUmgPO+Y1PHDWp+8mMr2vEE/cJuHuU=; b=RIaPIBHjE43Zw2WkLW3xn627gwfi9pPKiKTu7D3Q2+8rnk6RFnGtSyUP6uB5wX6jCc QFr7iZyJ08XW7CzZXsPbl3kZjEmL5RdXPx+W7BIU/cd06tO7lri4sVCv7MTkd7eEVAOu LXeyrsvVqT1zdPGDQUjNce4jqW+cN/XFK+AxdNUq+xU14ZyG9RdzdUPdB0FLwQZinelb eGeVeW2/OhcMmikSPA+kcqXtKnLElyd+RgkwAmM97tpQGfEhqL9ahV7HZ1GLjAiAWsGy PDcRoQBTooDVUAXhkVpduYIu9i7e24tqI1yapO7DaH4i3fQD3Y1SLRG0L59aCvXSSmNg wdyQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1728893987; x=1729498787; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=clN8Q/pfP4O2rUUmgPO+Y1PHDWp+8mMr2vEE/cJuHuU=; b=RZpbz4LY1IfHHnV3HB6SRdPpBXsyuojjBePbt2F1NzfL9FehmhBBnnWlV15j1s5kKd T/Kfzgk+idaDsTLdvTlws7QbBto74LHSY+Onnwq+gYds1kTJpBUD8TjD6x4FW0SrDZsY v038wSna7Zr0emhx66b0Ia66owABDkExF+sjcH7iZUZvtBFb+qmKNpEMOtPxfVJmL6Et CJ7GWPBQiAIOF3prmKMSJK9xJ4tJx9QtUdBt3/mgOgRx4iPzWpViM66ID7RCtB1adVNf +i6Sa3mVHK/cwn/yTL5u/Y2uytHdyKkU+liRpXpDUd9beXudS6/Rnu4HPMPcvgQLQ1UK XGzQ== X-Forwarded-Encrypted: i=1; AJvYcCWwAifI1a8mNW0Ze481jLF/TLpALqsdhyeCdMVNzugm1rneCaG7XfnjTEhOsIRtyo5IS+3cYl/7F+S7iFA=@vger.kernel.org X-Gm-Message-State: AOJu0YxmE+777Oblx3OqSe6SQQ3molD4mWfGB9kWfK9/Q8L/8j1mWfr5 5+uJkdLPWs6Je3bfO0vJWYf4Nc23BAs2nUDkXIkdzRlTNu3SpQ4VV/NTZgrGsZg= X-Google-Smtp-Source: AGHT+IHFG67a/n1cQXEKyxem5Tt2gNBr5kLv8Is4C7ERumb9eyVHbbL0HNNznUIOC0T0ErdziFplMQ== X-Received: by 2002:adf:e706:0:b0:37d:39df:8658 with SMTP id ffacd0b85a97d-37d600c926amr4826511f8f.58.1728893987366; Mon, 14 Oct 2024 01:19:47 -0700 (PDT) Received: from [127.0.1.1] ([82.76.168.176]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-37d4b6bd04asm10715752f8f.27.2024.10.14.01.19.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 14 Oct 2024 01:19:46 -0700 (PDT) From: Abel Vesa Date: Mon, 14 Oct 2024 11:19:25 +0300 Subject: [PATCH v2 2/3] arm64: dts: qcom: x1e80100: Describe TLMM pins for SDC2 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241014-x1e80100-qcp-sdhc-v2-2-868e70a825e0@linaro.org> References: <20241014-x1e80100-qcp-sdhc-v2-0-868e70a825e0@linaro.org> In-Reply-To: <20241014-x1e80100-qcp-sdhc-v2-0-868e70a825e0@linaro.org> To: Ulf Hansson , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio Cc: Johan Hovold , Dmitry Baryshkov , linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, Abel Vesa X-Mailer: b4 0.15-dev-dedf8 X-Developer-Signature: v=1; a=openpgp-sha256; l=1463; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=FdnpvhfC+1AEQjp8j5QlbKHf85wWJdM9k4KJpsGX4RM=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBnDNQclMui5jQYBeoZCVZV6g/nXL/dREtRwI3So 4eSKRyTYY+JAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCZwzUHAAKCRAbX0TJAJUV VhgvD/sFAZWsD3ZOm6b/HfM6WsYKqFsCtuYT3wi7ivXWtQu1/tdq0qTmQuihte+pf9rdz/WhB3h mu4q74vmZyFIRwL9wVYY33jjn8IaVUoCTaUkDNGmRzP8jm0yJrhf5rt7VUo8k5e/A4pEKQMgKAN ECwSS1yOvtvomFmnT9Jpm9Gju4Ja22nRATMzoGjZxF+ELf3U3cooLGa5LAEUbqQZ7Ni8AejfhOn lm2d9wBlcbDAgNBJDsMzEGYxzwMjsfZbYII3osB/fLwfc452BSPZp7IWZrLl9u9NSLCXoeIpxcm oyjPAZe1MpjIomgLziaCBGYdSSsoK06ZaU0fCzASC2uf0ve5jcxab2GW4gg5DFmO6lhezaKos7s 2uD1pbn9ryVARcM/KL8I7zf6ehLv9aalIStsk4J6ddsPuXMJvA5eGWfUMDKw/39hIkxREBNmjuc ZF20NUktWj/tbp0X/mNW3rWqrokFDkjk52Zj9/r7aLo60em6a0Yd9uK8DX9avg26VRv8ltyZpNH 0/2dsSGSeEzXW//a2JwroeOHLZvdjnipG1EUq32FXHKH8T8GhhNrm4LvR9UZntTwMPRzkmgLjDm 4WAPEWJxB6y2K9b/eV3NvNF5CE8dMmFY39Ca6kO6GYthurWY4AWHvnDLUc66ARtndor1A8TacqG InbWUg7fZe9QY9g== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE Describe the SDC2 default and sleep state pins configuration in TLMM. Do this in SoC dtsi file since they will be shared across multiple boards. Signed-off-by: Abel Vesa --- arch/arm64/boot/dts/qcom/x1e80100.dtsi | 40 ++++++++++++++++++++++++++++++= ++++ 1 file changed, 40 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/x1e80100.dtsi b/arch/arm64/boot/dts/q= com/x1e80100.dtsi index 2d0befd6ba0ea11fdf2305d23c0cd8743de303dc..dfdae4f9225740bb3d2de6b0054= ed60a2397bba9 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100.dtsi +++ b/arch/arm64/boot/dts/qcom/x1e80100.dtsi @@ -5741,6 +5741,46 @@ rx-pins { bias-disable; }; }; + + sdc2_sleep: sdc2-sleep-state { + clk-pins { + pins =3D "sdc2_clk"; + bias-disable; + drive-strength =3D <2>; + }; + + cmd-pins { + pins =3D "sdc2_cmd"; + bias-pull-up; + drive-strength =3D <2>; + }; + + data-pins { + pins =3D "sdc2_data"; + bias-pull-up; + drive-strength =3D <2>; + }; + }; + + sdc2_default: sdc2-default-state { + clk-pins { + pins =3D "sdc2_clk"; + bias-disable; + drive-strength =3D <16>; + }; + + cmd-pins { + pins =3D "sdc2_cmd"; + bias-pull-up; + drive-strength =3D <10>; + }; + + data-pins { + pins =3D "sdc2_data"; + bias-pull-up; + drive-strength =3D <10>; + }; + }; }; =20 apps_smmu: iommu@15000000 { --=20 2.34.1