From nobody Wed Nov 27 09:44:43 2024 Received: from mail-ej1-f50.google.com (mail-ej1-f50.google.com [209.85.218.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2547F21791A; Fri, 11 Oct 2024 12:06:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728648366; cv=none; b=aSyxQzLweImTHkO2zNZ72scQf/4RUUBwkvnjSo1Jxy4GwxctCVVIJlHqd8tBF2u55zK0iEf8NNyw7t/vat5AaU6UWyAkWCpnqHAuSX8S2uqN14xecsWjNBTr/s4sor/s9UuWIlaKMr4UWdBYeOOt7AV4ufy8YvSv1o6K8bFPccw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728648366; c=relaxed/simple; bh=ZS96SXEKz25p8BkZyMw1UOyObzO3d4IH8fSU0usgcqg=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Ic18H6MNOr/BRqYgXYb/VJbsa39hvYvMExshlUUIpp8PYGT4z2ZnsU19HtthSjrgjGJZhebRIlqtJc4N97iHia4Rv1R83fYcGFIzDahFHpH2xc1N4ydZIsqPFdgRgr8lRHRAhBYpzoRh5OQH//zcyBy3R6IEQoF9nO8qhVeG2GA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Sb90vxsV; arc=none smtp.client-ip=209.85.218.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Sb90vxsV" Received: by mail-ej1-f50.google.com with SMTP id a640c23a62f3a-a995f56ea2dso311982466b.1; Fri, 11 Oct 2024 05:06:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1728648362; x=1729253162; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=fbkJhBNvbLA0rU5pxqbPnArYwcfJhzHvFfnKZnLNyWk=; b=Sb90vxsVMWzZe6bIEcsEFY20qP95T2S0sra5/M0Me4NSBQMvgEIeSUv1awmq7shhKC rkPsTnA5FWcK2Racssv4l3P9WQXV18taBFivErD19pwVgVFtwqWGoobi7xDayr/IIRrG EKTxfde5fMyvxe3vCJKLj8LXWWA3jJFY1H83SAG5AoIjETrFyhmQ1VgIFx+SMiW0iI/7 LC0nIHNsnAcQhN45jAl76zKJw2UqmQ/H0xGLDOUiXdt+eyAQVQNSKtS8md9FFjLScYUl bYpbtYtOEpz1DW8euEBcjILXxzq+Is5jvR9pw6FSlSgvzHmiydSFEBci1vDhsAssR1O+ NNtQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1728648362; x=1729253162; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=fbkJhBNvbLA0rU5pxqbPnArYwcfJhzHvFfnKZnLNyWk=; b=LmXuKDjJ1KVP0tzGdrzGwkuUWdCOLi2dAV3RwrOuOs/G+K1JThmq8Mtp1ItO5KdrNb V/ubwamFr9sSIaFNy/2Ab80cCS8B5q2KleGphym/ROvUPq5RS95gSqdYlQ2EVG5eMxJE qcyzd+rWu55pjciTVB02En0yJ6l76AW/licjhe0X0aRzk1zppC4FOT94K8CSh9h84DHn GPp845VGEWIqVWZzq23fDf4T/1778dJKf3h6jbG93wSGLveTJRYPbTdgyLbZgQBUzDcv 0r83pjfshhddYZw88+BnhDsIY3Fgd0ZY0vnhBqMTr3TsMvcCeWZrJLPiCREFGi+y0fH6 Ziwg== X-Forwarded-Encrypted: i=1; AJvYcCV6ykrr9lwCscz94r8/p8nek0hOA2sp0HAANDcJHQnx/pfbQhPTeWQamBUz3xPA/6Kppc3WirPJZCmY@vger.kernel.org, AJvYcCWSudnSQHFoAWIVrP7BUr+h56OIiq0rhjF2b2TMizeDXooX3YuBlljlUgcgQOj/PgDwXBwJtP3d5dGAuNaq@vger.kernel.org, AJvYcCXXg1S7GsYnAKz+YbTvL7CwlX4cykNcXVwPklBjfsbwv4XNFOe5bLLYnxT0m4i3/1SVtQftPbjisup2hw==@vger.kernel.org X-Gm-Message-State: AOJu0Yza7L3WRESaYBbJKX2i28qfWWGOYW3ruRc37/d3QLWssQZ4hUVZ uFSBiWC5mdiVaV9kGhr7rDS+9W7SIO0ePpY9QhmNXsPfITY98kIx X-Google-Smtp-Source: AGHT+IGosFECC8l818u+iBX54kwYlnxwq+hbOkNZb9l4mwYmklvJfAc9saGcx/m2p/MoXMnBPeArdw== X-Received: by 2002:a17:907:f1a8:b0:a86:799d:f8d1 with SMTP id a640c23a62f3a-a99b9583966mr212839166b.47.1728648362065; Fri, 11 Oct 2024 05:06:02 -0700 (PDT) Received: from zenbook.agu.edu.tr ([95.183.227.31]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a99b804ea59sm88962366b.151.2024.10.11.05.05.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 11 Oct 2024 05:06:01 -0700 (PDT) From: Yassine Oudjana X-Google-Original-From: Yassine Oudjana To: Sean Wang , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , AngeloGioacchino Del Regno Cc: Yassine Oudjana , Yassine Oudjana , Andy Teng , linux-mediatek@lists.infradead.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v6 3/8] dt-bindings: pinctrl: mediatek,mt6779-pinctrl: Add MT6795 Date: Fri, 11 Oct 2024 15:03:48 +0300 Message-ID: <20241011120520.140318-4-y.oudjana@protonmail.com> X-Mailer: git-send-email 2.46.2 In-Reply-To: <20241011120520.140318-1-y.oudjana@protonmail.com> References: <20241011120520.140318-1-y.oudjana@protonmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Yassine Oudjana Combine MT6795 pin controller document into MT6779 one. In the process, amend the example with comments and additional pinctrl nodes from the MT6795 example, replace the current interrupts property description with the one from the MT6795 document since it makes more sense and define its items using conditionals as they now vary between variants. Also use conditionals to define valid values for the drive-strength property as well as items of the interrupts property for each variant since they are different on MT6795. Signed-off-by: Yassine Oudjana Acked-by: Rob Herring Reviewed-by: AngeloGioacchino Del Regno --- .../pinctrl/mediatek,mt6779-pinctrl.yaml | 67 ++++- .../pinctrl/mediatek,mt6795-pinctrl.yaml | 228 ------------------ 2 files changed, 65 insertions(+), 230 deletions(-) delete mode 100644 Documentation/devicetree/bindings/pinctrl/mediatek,mt67= 95-pinctrl.yaml diff --git a/Documentation/devicetree/bindings/pinctrl/mediatek,mt6779-pinc= trl.yaml b/Documentation/devicetree/bindings/pinctrl/mediatek,mt6779-pinctr= l.yaml index bf8dc176553c1..7ac1a85f822f1 100644 --- a/Documentation/devicetree/bindings/pinctrl/mediatek,mt6779-pinctrl.yaml +++ b/Documentation/devicetree/bindings/pinctrl/mediatek,mt6779-pinctrl.yaml @@ -8,6 +8,7 @@ title: MediaTek MT6779 Pin Controller =20 maintainers: - Andy Teng + - AngeloGioacchino Del Regno - Sean Wang =20 description: @@ -18,6 +19,7 @@ properties: compatible: enum: - mediatek,mt6779-pinctrl + - mediatek,mt6795-pinctrl - mediatek,mt6797-pinctrl =20 reg: @@ -81,6 +83,45 @@ allOf: - const: iocfg_lt - const: iocfg_tl - const: eint + + patternProperties: + '-pins$': + patternProperties: + '^pins': + properties: + drive-strength: + enum: [2, 4, 8, 12, 16] + + - if: + properties: + compatible: + contains: + const: mediatek,mt6795-pinctrl + then: + properties: + reg: + minItems: 2 + maxItems: 2 + + reg-names: + items: + - const: base + - const: eint + + interrupts: + minItems: 1 + items: + - description: EINT interrupt + - description: EINT event_b interrupt + + patternProperties: + '-pins$': + patternProperties: + '^pins': + properties: + drive-strength: + enum: [2, 4, 6, 8, 10, 12, 14, 16] + - if: properties: compatible: @@ -99,6 +140,15 @@ allOf: - const: iocfgb - const: iocfgr - const: iocfgt + + patternProperties: + '-pins$': + patternProperties: + '^pins': + properties: + drive-strength: + enum: [2, 4, 8, 12, 16] + - if: properties: reg-names: @@ -170,8 +220,7 @@ patternProperties: =20 input-schmitt-disable: true =20 - drive-strength: - enum: [2, 4, 8, 12, 16] + drive-strength: true =20 slew-rate: enum: [0, 1] @@ -263,6 +312,20 @@ examples: mediatek,pull-up-adv =3D <0>; }; }; + + /* GPIO0 set as multifunction GPIO0 */ + gpio-pins { + pins { + pinmux =3D ; + }; + }; + + /* GPIO52 set as multifunction SDA0 */ + i2c0-pins { + pins { + pinmux =3D ; + }; + }; }; =20 mmc0 { diff --git a/Documentation/devicetree/bindings/pinctrl/mediatek,mt6795-pinc= trl.yaml b/Documentation/devicetree/bindings/pinctrl/mediatek,mt6795-pinctr= l.yaml deleted file mode 100644 index 68e91c05f1220..0000000000000 --- a/Documentation/devicetree/bindings/pinctrl/mediatek,mt6795-pinctrl.yaml +++ /dev/null @@ -1,228 +0,0 @@ -# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) -%YAML 1.2 ---- -$id: http://devicetree.org/schemas/pinctrl/mediatek,mt6795-pinctrl.yaml# -$schema: http://devicetree.org/meta-schemas/core.yaml# - -title: MediaTek MT6795 Pin Controller - -maintainers: - - AngeloGioacchino Del Regno - - Sean Wang - -description: - The MediaTek's MT6795 Pin controller is used to control SoC pins. - -properties: - compatible: - const: mediatek,mt6795-pinctrl - - gpio-controller: true - - '#gpio-cells': - description: - Number of cells in GPIO specifier. Since the generic GPIO binding is= used, - the amount of cells must be specified as 2. See the below mentioned = gpio - binding representation for description of particular cells. - const: 2 - - gpio-ranges: - description: GPIO valid number range. - maxItems: 1 - - reg: - description: - Physical address base for GPIO base and eint registers. - minItems: 2 - - reg-names: - items: - - const: base - - const: eint - - interrupt-controller: true - - '#interrupt-cells': - const: 2 - - interrupts: - description: Interrupt outputs to the system interrupt controller (sys= irq). - minItems: 1 - items: - - description: EINT interrupt - - description: EINT event_b interrupt - -# PIN CONFIGURATION NODES -patternProperties: - '-pins$': - type: object - additionalProperties: false - patternProperties: - '^pins': - type: object - additionalProperties: false - description: | - A pinctrl node should contain at least one subnodes representing= the - pinctrl groups available on the machine. Each subnode will list = the - pins it needs, and how they should be configured, with regard to= muxer - configuration, pullups, drive strength, input enable/disable and= input - schmitt. - An example of using macro: - pincontroller { - /* GPIO0 set as multifunction GPIO0 */ - gpio-pins { - pins { - pinmux =3D ; - } - }; - /* GPIO45 set as multifunction SDA0 */ - i2c0-pins { - pins { - pinmux =3D ; - } - }; - }; - $ref: pinmux-node.yaml - - properties: - pinmux: - description: - Integer array, represents gpio pin number and mux setting. - Supported pin number and mux varies for different SoCs, and = are - defined as macros in dt-bindings/pinctrl/-pinfunc.h dir= ectly. - - drive-strength: - enum: [2, 4, 6, 8, 10, 12, 14, 16] - - bias-pull-down: - oneOf: - - type: boolean - - enum: [100, 101, 102, 103] - description: mt6795 pull down PUPD/R0/R1 type define value. - description: - For normal pull down type, it is not necessary to specify R1= R0 - values; When pull down type is PUPD/R0/R1, adding R1R0 defin= es - will set different resistance values. - - bias-pull-up: - oneOf: - - type: boolean - - enum: [100, 101, 102, 103] - description: mt6795 pull up PUPD/R0/R1 type define value. - description: - For normal pull up type, it is not necessary to specify R1R0 - values; When pull up type is PUPD/R0/R1, adding R1R0 defines= will - set different resistance values. - - bias-disable: true - - output-high: true - - output-low: true - - input-enable: true - - input-disable: true - - input-schmitt-enable: true - - input-schmitt-disable: true - - mediatek,pull-up-adv: - description: | - Pull up settings for 2 pull resistors, R0 and R1. User can - configure those special pins. Valid arguments are described = as - below: - 0: (R1, R0) =3D (0, 0) which means R1 disabled and R0 disabl= ed. - 1: (R1, R0) =3D (0, 1) which means R1 disabled and R0 enable= d. - 2: (R1, R0) =3D (1, 0) which means R1 enabled and R0 disable= d. - 3: (R1, R0) =3D (1, 1) which means R1 enabled and R0 enabled. - $ref: /schemas/types.yaml#/definitions/uint32 - enum: [0, 1, 2, 3] - - mediatek,pull-down-adv: - description: | - Pull down settings for 2 pull resistors, R0 and R1. User can - configure those special pins. Valid arguments are described = as - below: - 0: (R1, R0) =3D (0, 0) which means R1 disabled and R0 disabl= ed. - 1: (R1, R0) =3D (0, 1) which means R1 disabled and R0 enable= d. - 2: (R1, R0) =3D (1, 0) which means R1 enabled and R0 disable= d. - 3: (R1, R0) =3D (1, 1) which means R1 enabled and R0 enabled. - $ref: /schemas/types.yaml#/definitions/uint32 - enum: [0, 1, 2, 3] - - required: - - pinmux - -allOf: - - $ref: pinctrl.yaml# - -required: - - compatible - - reg - - reg-names - - interrupts - - interrupt-controller - - '#interrupt-cells' - - gpio-controller - - '#gpio-cells' - - gpio-ranges - -additionalProperties: false - -examples: - - | - #include - #include - #include - - soc { - #address-cells =3D <2>; - #size-cells =3D <2>; - - pio: pinctrl@10005000 { - compatible =3D "mediatek,mt6795-pinctrl"; - reg =3D <0 0x10005000 0 0x1000>, <0 0x1000b000 0 0x1000>; - reg-names =3D "base", "eint"; - gpio-controller; - #gpio-cells =3D <2>; - gpio-ranges =3D <&pio 0 0 196>; - interrupt-controller; - interrupts =3D ; - #interrupt-cells =3D <2>; - - i2c0-pins { - pins-sda-scl { - pinmux =3D , - ; - }; - }; - - mmc0-pins { - pins-cmd-dat { - pinmux =3D , - , - , - , - , - , - , - , - ; - input-enable; - bias-pull-up =3D ; - }; - - pins-clk { - pinmux =3D ; - bias-pull-down =3D ; - }; - - pins-rst { - pinmux =3D ; - bias-pull-up =3D ; - }; - }; - }; - }; --=20 2.46.2