From nobody Wed Nov 27 09:53:44 2024 Received: from mail-lf1-f44.google.com (mail-lf1-f44.google.com [209.85.167.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C805C210C2C; Fri, 11 Oct 2024 10:28:43 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728642527; cv=none; b=doZypOtWRiqTsbMUnxdWsl4OJSYt/4Tt4PjsRpShiNduyJxyMJH3ULVsAtv9Ds2OBJCy1EetvJW8GTgoGUfeHJkDR4kfz3mvb918Jj+d5JV2ywRmmQkf0yqeYWK1uagNxswlVq1X/pIWuHbnR5Tnv6Q+AryXYNtuTv5lmOQLoi4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728642527; c=relaxed/simple; bh=N+Zbm7Fm7DDc2Ynl23djjTgsVJ0SADNhJ3fgDS+rKOw=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=frGrHtV3l9Jcc0iD/BYkHdcM/fjskOPXr+s87ITb0MKg71qGDZk1NkC3qg8Msgo7NM89OXlrkz2ZwEntGg1iIIwobmX7pr8rASakLI6GkPNdARNig90IAliKvvjNEnZD14wNavtekUWC5E/cj4SiUpzNIE8D5Y3TKdYg45fPuws= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ku6RY5pU; arc=none smtp.client-ip=209.85.167.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ku6RY5pU" Received: by mail-lf1-f44.google.com with SMTP id 2adb3069b0e04-5398a26b64fso1885530e87.3; Fri, 11 Oct 2024 03:28:43 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1728642521; x=1729247321; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=6DNNq24d7mxFNOs2ke3D1b/n+xhRg9qtLvnTihNfsp0=; b=ku6RY5pUjIip6oCl7m7N3K46IbK5qrDe3HlwbDyZOOxRwFOe4syT8NRGk4iVFcrpOb rrI5ztm1QrnlAQh26TtFhnmeZMuBEhWMwiy82a84aT1WurDcINhmbX8vRhugspJ17Ezz 1cx68uJrzyQDitBPCOJ9JkExS6Q7ZLsEEXYDw7ba0pRiwxcy3t/w0Eo8tcz+in2l7vpZ ZZmEOffMZ+vR/ZL0ukOfiPycXKzamBFKq8YgZJuwOb5Gf7dj/ay6eaYqNoFqSl0FrgK1 99a4trAjyYgFJO/WGH+OLJ0X0CI/c6pg3o6VMpHZ99tT/GvEE46NC3ntHInW8gRk73dv xdOg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1728642521; x=1729247321; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=6DNNq24d7mxFNOs2ke3D1b/n+xhRg9qtLvnTihNfsp0=; b=FieCwwR55sSVDuarm9fLcCIu6rG4kyBwSWdhsJ1hNE4DEJecAPFoO3ygs45WQ1VW7f E/G8loaRxnYdccw+Had+z8KPdEVKdb+KxZw4Fgj1392ydg+jzujQSQXEL54EKdCMqeHT 1c+WBv+qFP3yDxthJdMphfdXoEREUyu9iMZe90wY7S126QQdkM46gItA7PXC/8DZUnHV sZxARYUm17pz7QrnQeT5o8J9d0WFdmAy7+FYRSyBszLuwvKoTa5XWLsPCJ5kyTJmMSZt RcjO5b2MdAn3g3lP2MzLQHNgm63JtkhGaiiQM8yYmGf0fD7Nx4E3HaOLvSpRPDiVPvHW iqlQ== X-Forwarded-Encrypted: i=1; AJvYcCWiJbdXd08sxQACi502aS+2tgVkWtftGP19wMCDGLvPNGpr+Q8VgwmpEO4QflDwuo40sumz+9n70jvj@vger.kernel.org, AJvYcCXXNPoMPXVWozrFdrpfj1fZ1WwPMAz9h2k0G8oNLVDETxztLWVdHnwffVSY34gjfZskJfYM4hIm3ZnG@vger.kernel.org X-Gm-Message-State: AOJu0YxytXFCEIdB4ZfxGFbmF0DIejyeNqJfvrj1lbJ2MDbtM2L1bcCq Ar1XRGqKa+RRGOd2qCjSS6czhn7uTLcf9/Nr9/dZ+j7UKMhInjpeCYeI8H3grWYx X-Google-Smtp-Source: AGHT+IFMNNoCDYF8m8Ghh38lXDuoCreUYDVAlm+aLxYvwQYlU6YMgn3EwdgcqNDHaUz7gFkp3wfTew== X-Received: by 2002:a05:6512:1109:b0:532:c197:393e with SMTP id 2adb3069b0e04-539da3b2351mr1172966e87.11.1728642520999; Fri, 11 Oct 2024 03:28:40 -0700 (PDT) Received: from localhost.localdomain ([188.162.200.45]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-539cb8f1003sm552534e87.233.2024.10.11.03.28.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 11 Oct 2024 03:28:40 -0700 (PDT) From: Aleksandr Shubin To: linux-kernel@vger.kernel.org Cc: Aleksandr Shubin , Conor Dooley , =?UTF-8?q?Uwe=20Kleine-K=C3=B6nig?= , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland , Paul Walmsley , Palmer Dabbelt , Albert Ou , Philipp Zabel , Cheo Fusi , linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev, linux-riscv@lists.infradead.org Subject: [PATCH v10 1/3] dt-bindings: pwm: Add binding for Allwinner D1/T113-S3/R329 PWM controller Date: Fri, 11 Oct 2024 13:27:32 +0300 Message-Id: <20241011102751.153248-2-privatesub2@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20241011102751.153248-1-privatesub2@gmail.com> References: <20241011102751.153248-1-privatesub2@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Allwinner's D1, T113-S3 and R329 SoCs have a new pwm controller witch is different from the previous pwm-sun4i. The D1 and T113 are identical in terms of peripherals, they differ only in the architecture of the CPU core, and even share the majority of their DT. Because of that, using the same compatible makes sense. The R329 is a different SoC though, and should have a different compatible string added, especially as there is a difference in the number of channels. D1 and T113s SoCs have one PWM controller with 8 channels. R329 SoC has two PWM controllers in both power domains, one of them has 9 channels (CPUX one) and the other has 6 (CPUS one). Add a device tree binding for them. Signed-off-by: Aleksandr Shubin Reviewed-by: Conor Dooley --- .../bindings/pwm/allwinner,sun20i-pwm.yaml | 84 +++++++++++++++++++ 1 file changed, 84 insertions(+) create mode 100644 Documentation/devicetree/bindings/pwm/allwinner,sun20i-= pwm.yaml diff --git a/Documentation/devicetree/bindings/pwm/allwinner,sun20i-pwm.yam= l b/Documentation/devicetree/bindings/pwm/allwinner,sun20i-pwm.yaml new file mode 100644 index 000000000000..89cebf7841a6 --- /dev/null +++ b/Documentation/devicetree/bindings/pwm/allwinner,sun20i-pwm.yaml @@ -0,0 +1,84 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pwm/allwinner,sun20i-pwm.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Allwinner D1, T113-S3 and R329 PWM + +maintainers: + - Aleksandr Shubin + - Brandon Cheo Fusi + +properties: + compatible: + oneOf: + - const: allwinner,sun20i-d1-pwm + - items: + - const: allwinner,sun50i-r329-pwm + - const: allwinner,sun20i-d1-pwm + + reg: + maxItems: 1 + + "#pwm-cells": + const: 3 + + clocks: + items: + - description: Bus clock + - description: 24 MHz oscillator + - description: APB clock + + clock-names: + items: + - const: bus + - const: hosc + - const: apb + + resets: + maxItems: 1 + + allwinner,pwm-channels: + $ref: /schemas/types.yaml#/definitions/uint32 + description: The number of PWM channels configured for this instance + enum: [6, 9] + +allOf: + - $ref: pwm.yaml# + + - if: + properties: + compatible: + contains: + const: allwinner,sun50i-r329-pwm + + then: + required: + - allwinner,pwm-channels + +unevaluatedProperties: false + +required: + - compatible + - reg + - "#pwm-cells" + - clocks + - clock-names + - resets + +examples: + - | + #include + #include + + pwm: pwm@2000c00 { + compatible =3D "allwinner,sun20i-d1-pwm"; + reg =3D <0x02000c00 0x400>; + clocks =3D <&ccu CLK_BUS_PWM>, <&dcxo>, <&ccu CLK_APB0>; + clock-names =3D "bus", "hosc", "apb"; + resets =3D <&ccu RST_BUS_PWM>; + #pwm-cells =3D <0x3>; + }; + +... --=20 2.25.1 From nobody Wed Nov 27 09:53:44 2024 Received: from mail-lf1-f51.google.com (mail-lf1-f51.google.com [209.85.167.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1A6AC212F13; Fri, 11 Oct 2024 10:28:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728642535; cv=none; b=FDAqJt8E1u8P7TGMCGiBLvNZGnJMTbjUB5HSNECjzalVZhZo1OVxJUN8Cu/whI5hq0pJJbywY9DvL4yeD1CXWyWimhebeFppnlaqPl9JTYzhkvpBikKjaeBVPz/KqqosWn5Jd2RqGDLyG3vjOeZ3fxv9dq8aJY8KWXQdTjEJkzs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728642535; c=relaxed/simple; bh=jQx0OmEfk+JVQGlcnteptvebCmDEWfbv5+YLLEhRlbY=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version:Content-Type; b=sjb8CxS50PojcNCkQ3Cqa7/vRU/bekOZvANx9Lf2564uliJIPHiYme7fln7fR7zDhyH+a/SAK2NVSfCaCtaPDdP7umIMuRCPuOWjFpV2iwfgqA8mEmxpltQZXrCtXekfQPtn/npBZI3GvWntP+4E1+KKfaUC6rvGJhumTeTsmL0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=SQDoKoGg; arc=none smtp.client-ip=209.85.167.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="SQDoKoGg" Received: by mail-lf1-f51.google.com with SMTP id 2adb3069b0e04-5398e7dda5fso1890642e87.0; Fri, 11 Oct 2024 03:28:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1728642531; x=1729247331; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=DshHJ8zY55uDuVCwU/mGmM/Oy4XgnLbq28+oKUmXaXo=; b=SQDoKoGgmioHe8KGQ+cE4vDY2qoClfh3zqoJbzrgVktSFg3ZPSOpyQV0wU6c2equ0T utcPsqbjy4hMFJwvTuRGFajnFqnmrqgxBYvUGnd/AdU21KzSnxdsQyg26+dO7tjiEn5E 5Z4JoI3FcMArNlTwliBm0XhxBMvoPYeLxJHtAIAeHvhqRfxz7uJtFpRYfHf4lOZmqhxj rfTc7SkD0WRYgtJH7RTY08itO3RMJmRHpRvPZa1aQddeGBKgD4I7TlBvrx0376pDe63o MK47nnRDh3AdsHMYckSOU6fljntVySq+q/r19V8a4kZmQxnK8w67YamoChqMKvFQvTKE 7dOg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1728642531; x=1729247331; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=DshHJ8zY55uDuVCwU/mGmM/Oy4XgnLbq28+oKUmXaXo=; b=N2I2jC3UlXCAAGJ11HWAwImj8rpMK7hPaFvV/FS27FnGWAvRoLQd6tEsaI2PiCcIsF mXdC2E6qxrxUT4FySHVpihhLHm7zHqDEoGfVzpgEicLwGE2DHimbN/XLP0x2LX0kz9gr 1SxWDPntkE9Jm75bnw0+9iJO0e9rxFb41USxm1022XNQsW7TRDSPe8/xIM6+MaDbY6kH fpG7XfAFWcJYZ0fDeaBPjOuAwhtnMDweD2cwqCSCe6x+cyBcjSV+rdfVsKwrP/rv+tFn CUZ2cgvt1sxkmLaVmYy74jlRA59h07XSoP8y6BlMuqmWML9ocKtuAmhRFCVrALyiKqMp kSng== X-Forwarded-Encrypted: i=1; AJvYcCVWfxBx2pL7mcdLJUMkG+3kczUeBwh1u8kmZlmO/F2pMxiY9QczWQPujBcCEMSvZTeBm2XHu365xSVd@vger.kernel.org, AJvYcCW4v4qUNEcm2gU2/Tt7rNmzWkhVfD7sRjJm2CyHISPSGJxrErb+qK/RX03/hxHU/drnzgd7RWfJAP7w@vger.kernel.org X-Gm-Message-State: AOJu0YxZ/D7onCEa54lGiTAu3rg1swI3RXS0CMEFbAInxn6IFSLWdIVT 3RPvH37bkkyBwJwwMKsNzXKYvVpl5n2E62ItnV/4tVj91IFY40JbuH6bRtsxw5gk X-Google-Smtp-Source: AGHT+IErfno8yHOQbt1+04UEUd4VvB/niy7rdUWHMoAgijBTF/ujyEscLsvd7PebjRRIbThOBAzcQA== X-Received: by 2002:a05:6512:a8a:b0:536:55a8:6f78 with SMTP id 2adb3069b0e04-539da3c4c95mr1181874e87.17.1728642530431; Fri, 11 Oct 2024 03:28:50 -0700 (PDT) Received: from localhost.localdomain ([188.162.200.45]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-539cb8f1003sm552534e87.233.2024.10.11.03.28.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 11 Oct 2024 03:28:48 -0700 (PDT) From: Aleksandr Shubin To: linux-kernel@vger.kernel.org Cc: Aleksandr Shubin , Brandon Cheo Fusi , =?UTF-8?q?Uwe=20Kleine-K=C3=B6nig?= , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland , Paul Walmsley , Palmer Dabbelt , Albert Ou , Philipp Zabel , linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev, linux-riscv@lists.infradead.org Subject: [PATCH v10 2/3] pwm: Add Allwinner's D1/T113-S3/R329 SoCs PWM support Date: Fri, 11 Oct 2024 13:27:33 +0300 Message-Id: <20241011102751.153248-3-privatesub2@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20241011102751.153248-1-privatesub2@gmail.com> References: <20241011102751.153248-1-privatesub2@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Allwinner's D1, T113-S3 and R329 SoCs have a quite different PWM controllers with ones supported by pwm-sun4i driver. This patch adds a PWM controller driver for Allwinner's D1, T113-S3 and R329 SoCs. The main difference between these SoCs is the number of channels defined by the DT property. Co-developed-by: Brandon Cheo Fusi Signed-off-by: Brandon Cheo Fusi Signed-off-by: Aleksandr Shubin --- drivers/pwm/Kconfig | 10 ++ drivers/pwm/Makefile | 1 + drivers/pwm/pwm-sun20i.c | 379 +++++++++++++++++++++++++++++++++++++++ 3 files changed, 390 insertions(+) create mode 100644 drivers/pwm/pwm-sun20i.c diff --git a/drivers/pwm/Kconfig b/drivers/pwm/Kconfig index 0915c1e7df16..778151aa3860 100644 --- a/drivers/pwm/Kconfig +++ b/drivers/pwm/Kconfig @@ -652,6 +652,16 @@ config PWM_SUN4I To compile this driver as a module, choose M here: the module will be called pwm-sun4i. =20 +config PWM_SUN20I + tristate "Allwinner D1/T113s/R329 PWM support" + depends on ARCH_SUNXI || COMPILE_TEST + depends on COMMON_CLK + help + Generic PWM framework driver for Allwinner D1/T113s/R329 SoCs. + + To compile this driver as a module, choose M here: the module + will be called pwm-sun20i. + config PWM_SUNPLUS tristate "Sunplus PWM support" depends on ARCH_SUNPLUS || COMPILE_TEST diff --git a/drivers/pwm/Makefile b/drivers/pwm/Makefile index 9081e0c0e9e0..85ad1fe0dde1 100644 --- a/drivers/pwm/Makefile +++ b/drivers/pwm/Makefile @@ -60,6 +60,7 @@ obj-$(CONFIG_PWM_STM32) +=3D pwm-stm32.o obj-$(CONFIG_PWM_STM32_LP) +=3D pwm-stm32-lp.o obj-$(CONFIG_PWM_STMPE) +=3D pwm-stmpe.o obj-$(CONFIG_PWM_SUN4I) +=3D pwm-sun4i.o +obj-$(CONFIG_PWM_SUN20I) +=3D pwm-sun20i.o obj-$(CONFIG_PWM_SUNPLUS) +=3D pwm-sunplus.o obj-$(CONFIG_PWM_TEGRA) +=3D pwm-tegra.o obj-$(CONFIG_PWM_TIECAP) +=3D pwm-tiecap.o diff --git a/drivers/pwm/pwm-sun20i.c b/drivers/pwm/pwm-sun20i.c new file mode 100644 index 000000000000..7d1b47843bb6 --- /dev/null +++ b/drivers/pwm/pwm-sun20i.c @@ -0,0 +1,379 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * PWM Controller Driver for sunxi platforms (D1, T113-S3 and R329) + * + * Limitations: + * - When the parameters change, current running period will not be comple= ted + * and run new settings immediately. + * - It output HIGH-Z state when PWM channel disabled. + * + * Copyright (c) 2023 Aleksandr Shubin + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define SUN20I_PWM_CLK_CFG(chan) (0x20 + ((chan) * 0x4)) +#define SUN20I_PWM_CLK_CFG_SRC GENMASK(8, 7) +#define SUN20I_PWM_CLK_CFG_DIV_M GENMASK(3, 0) +#define SUN20I_PWM_CLK_DIV_M_MAX 8 + +#define SUN20I_PWM_CLK_GATE 0x40 +#define SUN20I_PWM_CLK_GATE_BYPASS(chan) BIT((chan) + 16) +#define SUN20I_PWM_CLK_GATE_GATING(chan) BIT(chan) + +#define SUN20I_PWM_ENABLE 0x80 +#define SUN20I_PWM_ENABLE_EN(chan) BIT(chan) + +#define SUN20I_PWM_CTL(chan) (0x100 + (chan) * 0x20) +#define SUN20I_PWM_CTL_ACT_STA BIT(8) +#define SUN20I_PWM_CTL_PRESCAL_K GENMASK(7, 0) +#define SUN20I_PWM_CTL_PRESCAL_K_MAX field_max(SUN20I_PWM_CTL_PRESCAL_K) + +#define SUN20I_PWM_PERIOD(chan) (0x104 + (chan) * 0x20) +#define SUN20I_PWM_PERIOD_ENTIRE_CYCLE GENMASK(31, 16) +#define SUN20I_PWM_PERIOD_ACT_CYCLE GENMASK(15, 0) + +#define SUN20I_PWM_PCNTR_SIZE BIT(16) + +/* + * SUN20I_PWM_MAGIC is used to quickly compute the values of the clock div= iders + * div_m (SUN20I_PWM_CLK_CFG_DIV_M) & prescale_k (SUN20I_PWM_CTL_PRESCAL_K) + * without using a loop. These dividers limit the # of cycles in a period + * to SUN20I_PWM_PCNTR_SIZE by applying a scaling factor of + * 1/(div_m * (prescale_k + 1)) to the clock source. + * + * SUN20I_PWM_MAGIC is derived by solving for div_m and prescale_k + * such that for a given requested period, + * + * i) div_m is minimized for any prescale_k =E2=89=A4 SUN20I_PWM_CTL_PRESC= AL_K_MAX, + * ii) prescale_k is minimized. + * + * The derivation proceeds as follows, with val =3D # of cycles for reques= ted + * period: + * + * for a given value of div_m we want the smallest prescale_k such that + * + * (val >> div_m) // (prescale_k + 1) =E2=89=A4 65536 (SUN20I_PWM_PCNTR_SI= ZE) + * + * This is equivalent to: + * + * (val >> div_m) =E2=89=A4 65536 * (prescale_k + 1) + prescale_k + * =E2=9F=BA (val >> div_m) =E2=89=A4 65537 * prescale_k + 65536 + * =E2=9F=BA (val >> div_m) - 65536 =E2=89=A4 65537 * prescale_k + * =E2=9F=BA ((val >> div_m) - 65536) / 65537 =E2=89=A4 prescale_k + * + * As prescale_k is integer, this becomes + * + * ((val >> div_m) - 65536) // 65537 =E2=89=A4 prescale_k + * + * And is minimized at + * + * ((val >> div_m) - 65536) // 65537 + * + * Now we pick the smallest div_m that satifies prescale_k =E2=89=A4 255 + * (i.e SUN20I_PWM_CTL_PRESCAL_K_MAX), + * + * ((val >> div_m) - 65536) // 65537 =E2=89=A4 255 + * =E2=9F=BA (val >> div_m) - 65536 =E2=89=A4 255 * 65537 + 65536 + * =E2=9F=BA val >> div_m =E2=89=A4 255 * 65537 + 2 * 65536 + * =E2=9F=BA val >> div_m < (255 * 65537 + 2 * 65536 + 1) + * =E2=9F=BA div_m =3D fls((val) / (255 * 65537 + 2 * 65536 + 1)) + * + * Suggested by Uwe Kleine-K=C3=B6nig + */ +#define SUN20I_PWM_MAGIC (255 * 65537 + 2 * 65536 + 1) + +struct sun20i_pwm_chip { + struct clk *clk_bus, *clk_hosc, *clk_apb; + struct reset_control *rst; + void __iomem *base; + struct mutex mutex; /* Protect PWM apply state */ +}; + +static inline struct sun20i_pwm_chip *to_sun20i_pwm_chip(struct pwm_chip *= chip) +{ + return pwmchip_get_drvdata(chip); +} + +static inline u32 sun20i_pwm_readl(struct sun20i_pwm_chip *chip, + unsigned long offset) +{ + return readl(chip->base + offset); +} + +static inline void sun20i_pwm_writel(struct sun20i_pwm_chip *chip, + u32 val, unsigned long offset) +{ + writel(val, chip->base + offset); +} + +static int sun20i_pwm_get_state(struct pwm_chip *chip, + struct pwm_device *pwm, + struct pwm_state *state) +{ + struct sun20i_pwm_chip *sun20i_chip =3D to_sun20i_pwm_chip(chip); + u16 ent_cycle, act_cycle, prescale_k; + u64 clk_rate, tmp; + u8 div_m; + u32 val; + + mutex_lock(&sun20i_chip->mutex); + + val =3D sun20i_pwm_readl(sun20i_chip, SUN20I_PWM_CLK_CFG(pwm->hwpwm / 2)); + div_m =3D FIELD_GET(SUN20I_PWM_CLK_CFG_DIV_M, val); + if (div_m > SUN20I_PWM_CLK_DIV_M_MAX) + div_m =3D SUN20I_PWM_CLK_DIV_M_MAX; + + if (FIELD_GET(SUN20I_PWM_CLK_CFG_SRC, val) =3D=3D 0) + clk_rate =3D clk_get_rate(sun20i_chip->clk_hosc); + else + clk_rate =3D clk_get_rate(sun20i_chip->clk_apb); + + val =3D sun20i_pwm_readl(sun20i_chip, SUN20I_PWM_CTL(pwm->hwpwm)); + state->polarity =3D (SUN20I_PWM_CTL_ACT_STA & val) ? + PWM_POLARITY_NORMAL : PWM_POLARITY_INVERSED; + + prescale_k =3D FIELD_GET(SUN20I_PWM_CTL_PRESCAL_K, val) + 1; + + val =3D sun20i_pwm_readl(sun20i_chip, SUN20I_PWM_ENABLE); + state->enabled =3D (SUN20I_PWM_ENABLE_EN(pwm->hwpwm) & val) ? true : fals= e; + + val =3D sun20i_pwm_readl(sun20i_chip, SUN20I_PWM_PERIOD(pwm->hwpwm)); + + mutex_unlock(&sun20i_chip->mutex); + + act_cycle =3D FIELD_GET(SUN20I_PWM_PERIOD_ACT_CYCLE, val); + ent_cycle =3D FIELD_GET(SUN20I_PWM_PERIOD_ENTIRE_CYCLE, val); + + /* + * The duration of the active phase should not be longer + * than the duration of the period + */ + if (act_cycle > ent_cycle) + act_cycle =3D ent_cycle; + + /* + * We have act_cycle <=3D ent_cycle <=3D 0xffff, prescale_k <=3D 0x100, + * div_m <=3D 8. So the multiplication fits into an u64 without + * overflow. + */ + tmp =3D ((u64)(act_cycle) * prescale_k << div_m) * NSEC_PER_SEC; + state->duty_cycle =3D DIV_ROUND_UP_ULL(tmp, clk_rate); + tmp =3D ((u64)(ent_cycle) * prescale_k << div_m) * NSEC_PER_SEC; + state->period =3D DIV_ROUND_UP_ULL(tmp, clk_rate); + + return 0; +} + +static int sun20i_pwm_apply(struct pwm_chip *chip, struct pwm_device *pwm, + const struct pwm_state *state) +{ + struct sun20i_pwm_chip *sun20i_chip =3D to_sun20i_pwm_chip(chip); + u64 bus_rate, hosc_rate, val, ent_cycle, act_cycle; + u32 clk_gate, clk_cfg, pwm_en, ctl, reg_period; + u32 prescale_k, div_m; + bool use_bus_clk; + + guard(mutex)(&sun20i_chip->mutex); + + pwm_en =3D sun20i_pwm_readl(sun20i_chip, SUN20I_PWM_ENABLE); + + if (state->enabled !=3D pwm->state.enabled) { + clk_gate =3D sun20i_pwm_readl(sun20i_chip, SUN20I_PWM_CLK_GATE); + + if (!state->enabled) { + clk_gate &=3D ~SUN20I_PWM_CLK_GATE_GATING(pwm->hwpwm); + pwm_en &=3D ~SUN20I_PWM_ENABLE_EN(pwm->hwpwm); + sun20i_pwm_writel(sun20i_chip, pwm_en, SUN20I_PWM_ENABLE); + sun20i_pwm_writel(sun20i_chip, clk_gate, SUN20I_PWM_CLK_GATE); + + return 0; + } + } + + ctl =3D sun20i_pwm_readl(sun20i_chip, SUN20I_PWM_CTL(pwm->hwpwm)); + clk_cfg =3D sun20i_pwm_readl(sun20i_chip, SUN20I_PWM_CLK_CFG(pwm->hwpwm /= 2)); + hosc_rate =3D clk_get_rate(sun20i_chip->clk_hosc); + bus_rate =3D clk_get_rate(sun20i_chip->clk_apb); + if (pwm_en & SUN20I_PWM_ENABLE_EN(pwm->hwpwm ^ 1)) { + /* if the neighbor channel is enabled, check period only */ + use_bus_clk =3D FIELD_GET(SUN20I_PWM_CLK_CFG_SRC, clk_cfg) !=3D 0; + val =3D mul_u64_u64_div_u64(state->period, + (use_bus_clk ? bus_rate : hosc_rate), + NSEC_PER_SEC); + + div_m =3D FIELD_GET(SUN20I_PWM_CLK_CFG_DIV_M, clk_cfg); + } else { + /* + * Select the clock source based on the period, + * since bus_rate > hosc_rate, which means bus_rate + * can provide a higher frequency than hosc_rate. + */ + use_bus_clk =3D false; + val =3D mul_u64_u64_div_u64(state->period, hosc_rate, NSEC_PER_SEC); + if (val <=3D 1) { + use_bus_clk =3D true; + val =3D mul_u64_u64_div_u64(state->period, bus_rate, NSEC_PER_SEC); + if (val <=3D 1) + return -EINVAL; + } + div_m =3D fls(DIV_ROUND_DOWN_ULL(val, SUN20I_PWM_MAGIC)); + if (div_m > SUN20I_PWM_CLK_DIV_M_MAX) + return -EINVAL; + + /* set up the CLK_DIV_M and clock CLK_SRC */ + clk_cfg =3D FIELD_PREP(SUN20I_PWM_CLK_CFG_DIV_M, div_m); + clk_cfg |=3D FIELD_PREP(SUN20I_PWM_CLK_CFG_SRC, use_bus_clk); + + sun20i_pwm_writel(sun20i_chip, clk_cfg, SUN20I_PWM_CLK_CFG(pwm->hwpwm / = 2)); + } + + /* calculate prescale_k, PWM entire cycle */ + ent_cycle =3D val >> div_m; + prescale_k =3D DIV_ROUND_DOWN_ULL(ent_cycle, 65537); + if (prescale_k > SUN20I_PWM_CTL_PRESCAL_K_MAX) + prescale_k =3D SUN20I_PWM_CTL_PRESCAL_K_MAX; + + do_div(ent_cycle, prescale_k + 1); + + /* for N cycles, PPRx.PWM_ENTIRE_CYCLE =3D (N-1) */ + reg_period =3D FIELD_PREP(SUN20I_PWM_PERIOD_ENTIRE_CYCLE, ent_cycle - 1); + + /* set duty cycle */ + val =3D mul_u64_u64_div_u64(state->duty_cycle, + (use_bus_clk ? bus_rate : hosc_rate), + NSEC_PER_SEC); + act_cycle =3D val >> div_m; + do_div(act_cycle, prescale_k + 1); + + /* + * The formula of the output period and the duty-cycle for PWM are as fol= lows. + * T period =3D PWM0_PRESCALE_K / PWM01_CLK * (PPR0.PWM_ENTIRE_CYCLE + 1) + * T high-level =3D PWM0_PRESCALE_K / PWM01_CLK * PPR0.PWM_ACT_CYCLE + * Duty-cycle =3D T high-level / T period + */ + reg_period |=3D FIELD_PREP(SUN20I_PWM_PERIOD_ACT_CYCLE, act_cycle); + sun20i_pwm_writel(sun20i_chip, reg_period, SUN20I_PWM_PERIOD(pwm->hwpwm)); + + ctl =3D FIELD_PREP(SUN20I_PWM_CTL_PRESCAL_K, prescale_k); + if (state->polarity =3D=3D PWM_POLARITY_NORMAL) + ctl |=3D SUN20I_PWM_CTL_ACT_STA; + + sun20i_pwm_writel(sun20i_chip, ctl, SUN20I_PWM_CTL(pwm->hwpwm)); + + if (state->enabled !=3D pwm->state.enabled && state->enabled) { + clk_gate &=3D ~SUN20I_PWM_CLK_GATE_BYPASS(pwm->hwpwm); + clk_gate |=3D SUN20I_PWM_CLK_GATE_GATING(pwm->hwpwm); + pwm_en |=3D SUN20I_PWM_ENABLE_EN(pwm->hwpwm); + sun20i_pwm_writel(sun20i_chip, pwm_en, SUN20I_PWM_ENABLE); + sun20i_pwm_writel(sun20i_chip, clk_gate, SUN20I_PWM_CLK_GATE); + } + + return 0; +} + +static const struct pwm_ops sun20i_pwm_ops =3D { + .apply =3D sun20i_pwm_apply, + .get_state =3D sun20i_pwm_get_state, +}; + +static const struct of_device_id sun20i_pwm_dt_ids[] =3D { + { .compatible =3D "allwinner,sun20i-d1-pwm" }, + { }, +}; +MODULE_DEVICE_TABLE(of, sun20i_pwm_dt_ids); + +static void sun20i_pwm_reset_ctrl_release(void *data) +{ + struct reset_control *rst =3D data; + + reset_control_assert(rst); +} + +static int sun20i_pwm_probe(struct platform_device *pdev) +{ + struct pwm_chip *chip; + struct sun20i_pwm_chip *sun20i_chip; + int ret; + + chip =3D devm_pwmchip_alloc(&pdev->dev, 8, sizeof(*sun20i_chip)); + if (IS_ERR(chip)) + return PTR_ERR(chip); + sun20i_chip =3D to_sun20i_pwm_chip(chip); + + sun20i_chip->base =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(sun20i_chip->base)) + return PTR_ERR(sun20i_chip->base); + + sun20i_chip->clk_bus =3D devm_clk_get_enabled(&pdev->dev, "bus"); + if (IS_ERR(sun20i_chip->clk_bus)) + return dev_err_probe(&pdev->dev, PTR_ERR(sun20i_chip->clk_bus), + "failed to get bus clock\n"); + + sun20i_chip->clk_hosc =3D devm_clk_get_enabled(&pdev->dev, "hosc"); + if (IS_ERR(sun20i_chip->clk_hosc)) + return dev_err_probe(&pdev->dev, PTR_ERR(sun20i_chip->clk_hosc), + "failed to get hosc clock\n"); + + sun20i_chip->clk_apb =3D devm_clk_get_enabled(&pdev->dev, "apb"); + if (IS_ERR(sun20i_chip->clk_apb)) + return dev_err_probe(&pdev->dev, PTR_ERR(sun20i_chip->clk_apb), + "failed to get apb clock\n"); + + if (clk_get_rate(sun20i_chip->clk_apb) > clk_get_rate(sun20i_chip->clk_ho= sc)) + dev_info(&pdev->dev, "apb clock must be greater than hosc clock"); + + sun20i_chip->rst =3D devm_reset_control_get_exclusive(&pdev->dev, NULL); + if (IS_ERR(sun20i_chip->rst)) + return dev_err_probe(&pdev->dev, PTR_ERR(sun20i_chip->rst), + "failed to get bus reset\n"); + + ret =3D of_property_read_u32(pdev->dev.of_node, "allwinner,pwm-channels", + &chip->npwm); + + if (chip->npwm > 16) { + dev_info(&pdev->dev, "limiting number of PWM lines from %u to 16", + chip->npwm); + chip->npwm =3D 16; + } + + /* Deassert reset */ + ret =3D reset_control_deassert(sun20i_chip->rst); + if (ret) + return dev_err_probe(&pdev->dev, ret, "failed to deassert reset\n"); + + ret =3D devm_add_action_or_reset(&pdev->dev, sun20i_pwm_reset_ctrl_releas= e, sun20i_chip->rst); + if (ret) + return ret; + + chip->ops =3D &sun20i_pwm_ops; + + mutex_init(&sun20i_chip->mutex); + + ret =3D devm_pwmchip_add(&pdev->dev, chip); + if (ret < 0) + return dev_err_probe(&pdev->dev, ret, "failed to add PWM chip\n"); + + return 0; +} + +static struct platform_driver sun20i_pwm_driver =3D { + .driver =3D { + .name =3D "sun20i-pwm", + .of_match_table =3D sun20i_pwm_dt_ids, + }, + .probe =3D sun20i_pwm_probe, +}; +module_platform_driver(sun20i_pwm_driver); + +MODULE_AUTHOR("Aleksandr Shubin "); +MODULE_DESCRIPTION("Allwinner sun20i PWM driver"); +MODULE_LICENSE("GPL"); --=20 2.25.1 From nobody Wed Nov 27 09:53:44 2024 Received: from mail-lf1-f42.google.com (mail-lf1-f42.google.com [209.85.167.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 89DD2212D39; Fri, 11 Oct 2024 10:28:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728642541; cv=none; b=blzZo6MB5pq6cQlqO6RAFRxGhIDBKzvzJXLalQ3H5DBxmly+auDHXlZav7mOdmtRoYR7WbejezM8F1LeUNw1E0BH3RSGJ7j4rlV4MPPlrYkjL8IjXw/nHvfv7dwjRjsrk359olC2rJ1pSyYcLUqusXY7u55QL8SiTXiruUx1ewY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728642541; c=relaxed/simple; bh=BHjvuHtxcGbYTJxuDTg/fs/1zRBNwMIIEfEqMmhl7qw=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=uAbI+7dN5ZW2nFw87WHTKaTL2embmvrhS9+PqlMq2eRAOT7XASVOCQxndd+MjArFTFuJrnifazDpKPaFWN3d5XY7w52drIr11WKU6FxLp1haRm8VL7TumC6fozJCd6iBk0SQ3GQp3uaKEhR5/a9LxMOdhdN7lOzsMarQSLYMn34= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=mbNhtuMr; arc=none smtp.client-ip=209.85.167.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="mbNhtuMr" Received: by mail-lf1-f42.google.com with SMTP id 2adb3069b0e04-53995380bb3so2600416e87.1; Fri, 11 Oct 2024 03:28:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1728642537; x=1729247337; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=RYYMYkxftkNwTdyqS8CRT4NccxOq5tlDjvnPZc99yTM=; b=mbNhtuMrxQSnKTot+NT5QNZ7riExtb/YwKxBXOISDkBDwFX1dpgVSnIr5gKXkPz4NH iHTkiRFjbGQXqsKk9qweqFD2yPM8JVkmlb5qnaSuTt5cfqYj3QHEWXzNlpy/vV/un7dE qrYokfWWTyaUBDFHDugx/jd7pUZW2Jb5kSlQkT/VvU0WMO4Mex9eLxOr3Vb9FckbqqJ6 F9Wi5F9mpSn4bvcXKCwwOUTk2AOjzgCoabCsQ89cvci022NBR12EcW2G9hYfeiP/yUtE tt/c8lc1iJHC90HLRyHi5ulTS9LcOOsSouCOjV/jhET6XBYQzWZ3PTv8VhUktJ5WwwXI V7Sg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1728642537; x=1729247337; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=RYYMYkxftkNwTdyqS8CRT4NccxOq5tlDjvnPZc99yTM=; b=knsyjqJTd/B1WkRbT1YG7CyGeAZqd+CI2Jv14tLb2+aGiOWkLjdekjKasNQDjeD51L Vu0S7RLSozuFikzamfuljCLJ0cgUmD6IMr+cMBsc5hlBKP1zXyLv/0Vu0s1rMb2imUKG 4ZN9pKYwa1NAqqGypAwI9gb74UVh3IFPINYtqxXS1Jk2XkOdYEmSvYrGMgTS/68W0FRO 4p2qY9BJXX6eqUty5RRYSVcQ6cIaKhKyXgEK0yKHodmBC+xBUD8W7Z9Lf1E3kg8XyZdE CXcvTVGH6Dz0s/8mxchxul6J44N3w0mttM1Ev1MxtiqXaAu8bGCH/UHxNwz++WAwSP6K wzAw== X-Forwarded-Encrypted: i=1; AJvYcCUe4AK5bR/yfGY46K4vCLZFC3PzoUadg8XSfguwfLmCd/MiOSIBWvphw+9Lww3kN5Y5ZX3zaG2OSNha@vger.kernel.org, AJvYcCV6fDXO1RbWVOrwvrWs8ebUyikTZC2RRj55usKw7rOrUwu43Y4gDL+vCzF5pkbOc3wZ4/MbbAgAdHAk@vger.kernel.org X-Gm-Message-State: AOJu0Ywcuk/TI8hIb5l7vX4wWDyg9nEz6nYQDbqPpRH6FPG5CQnyAfq4 YKBkDJ+F1gJptNf/BmpUQu4+IHUU4Rp6X6Xnf9AWecR8smfjezsObBSVH49jA3gN X-Google-Smtp-Source: AGHT+IH/0iVsIqjE53CKqC3QuGl88A222SHl1NC8BOnNKbuokjEWuS32AA0HurhU3gBV0qhEcwHfLg== X-Received: by 2002:ac2:51cd:0:b0:539:e333:181f with SMTP id 2adb3069b0e04-539e3331a00mr162073e87.10.1728642537233; Fri, 11 Oct 2024 03:28:57 -0700 (PDT) Received: from localhost.localdomain ([188.162.200.45]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-539cb8f1003sm552534e87.233.2024.10.11.03.28.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 11 Oct 2024 03:28:56 -0700 (PDT) From: Aleksandr Shubin To: linux-kernel@vger.kernel.org Cc: Aleksandr Shubin , =?UTF-8?q?Uwe=20Kleine-K=C3=B6nig?= , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland , Paul Walmsley , Palmer Dabbelt , Albert Ou , Philipp Zabel , Cheo Fusi , linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev, linux-riscv@lists.infradead.org Subject: [PATCH v10 3/3] riscv: dts: allwinner: d1: Add pwm node Date: Fri, 11 Oct 2024 13:27:34 +0300 Message-Id: <20241011102751.153248-4-privatesub2@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20241011102751.153248-1-privatesub2@gmail.com> References: <20241011102751.153248-1-privatesub2@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" D1 and T113s contain a pwm controller with 8 channels. This controller is supported by the sun20i-pwm driver. Add a device tree node for it. Signed-off-by: Aleksandr Shubin --- arch/riscv/boot/dts/allwinner/sunxi-d1s-t113.dtsi | 12 ++++++++++++ 1 file changed, 12 insertions(+) diff --git a/arch/riscv/boot/dts/allwinner/sunxi-d1s-t113.dtsi b/arch/riscv= /boot/dts/allwinner/sunxi-d1s-t113.dtsi index e4175adb028d..2c26cb8b2b07 100644 --- a/arch/riscv/boot/dts/allwinner/sunxi-d1s-t113.dtsi +++ b/arch/riscv/boot/dts/allwinner/sunxi-d1s-t113.dtsi @@ -145,6 +145,18 @@ uart3_pb_pins: uart3-pb-pins { }; }; =20 + pwm: pwm@2000c00 { + compatible =3D "allwinner,sun20i-d1-pwm"; + reg =3D <0x02000c00 0x400>; + clocks =3D <&ccu CLK_BUS_PWM>, + <&dcxo>, + <&ccu CLK_APB0>; + clock-names =3D "bus", "hosc", "apb"; + resets =3D <&ccu RST_BUS_PWM>; + status =3D "disabled"; + #pwm-cells =3D <0x3>; + }; + ccu: clock-controller@2001000 { compatible =3D "allwinner,sun20i-d1-ccu"; reg =3D <0x2001000 0x1000>; --=20 2.25.1