From nobody Wed Nov 27 18:42:57 2024 Received: from TWMBX01.aspeed.com (mail.aspeedtech.com [211.20.114.72]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A159F1F8938; Tue, 8 Oct 2024 08:15:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=211.20.114.72 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728375305; cv=none; b=q+oWrumUPSYi2AedfSFv5vuYLQHEFRHOxSVDPBOGvn4ww/5JGgaLviNqXYRprc09UGGquCZYr+9RnYVb7fBkQKgqctzWxtKqRQzI8hdF/5wCd2kHU1758lmY774InzgmXYBE7p29wx1flTMVI7hVW9mRMzWgBoqDhVBomjUx/3I= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728375305; c=relaxed/simple; bh=6Dr/X4w9qdVFF3gLGFajc59wpqOKOzQWhgmVCb9iV8w=; h=From:To:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=cXxbJt2AZ6UxlmtgZXd6pwE8TzAq59PCtaxoTLQZAzCkxOrGxy/eHj022wvcly/qx0J+IW78uWNU2wb5ruSxKSJ6xcClQ28rWBVV6yYpWqHE40rrHYUqivHDU978t+1sAAHDS8jIniR5r+VCEl0WwKoZwtCWEMCoqgWupV7iouI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=aspeedtech.com; spf=pass smtp.mailfrom=aspeedtech.com; arc=none smtp.client-ip=211.20.114.72 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=aspeedtech.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=aspeedtech.com Received: from TWMBX01.aspeed.com (192.168.0.62) by TWMBX01.aspeed.com (192.168.0.62) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1258.12; Tue, 8 Oct 2024 16:14:51 +0800 Received: from mail.aspeedtech.com (192.168.10.10) by TWMBX01.aspeed.com (192.168.0.62) with Microsoft SMTP Server id 15.2.1258.12 via Frontend Transport; Tue, 8 Oct 2024 16:14:51 +0800 From: Billy Tsai To: , , , , , , , , , , , , , , Subject: [PATCH v7 1/7] gpio: aspeed: Add the flush write to ensure the write complete. Date: Tue, 8 Oct 2024 16:14:44 +0800 Message-ID: <20241008081450.1490955-2-billy_tsai@aspeedtech.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20241008081450.1490955-1-billy_tsai@aspeedtech.com> References: <20241008081450.1490955-1-billy_tsai@aspeedtech.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Performing a dummy read ensures that the register write operation is fully completed, mitigating any potential bus delays that could otherwise impact the frequency of bitbang usage. E.g., if the JTAG application uses GPIO to control the JTAG pins (TCK, TMS, TDI, TDO, and TRST), and the application sets the TCK clock to 1 MHz, the GPIO's high/low transitions will rely on a delay function to ensure the clock frequency does not exceed 1 MHz. However, this can lead to rapid toggling of the GPIO because the write operation is POSTed and does not wait for a bus acknowledgment. Fixes: 361b79119a4b ("gpio: Add Aspeed driver") Reviewed-by: Andrew Jeffery Signed-off-by: Billy Tsai --- drivers/gpio/gpio-aspeed.c | 2 ++ 1 file changed, 2 insertions(+) diff --git a/drivers/gpio/gpio-aspeed.c b/drivers/gpio/gpio-aspeed.c index 04c03402db6d..98551b7f6de2 100644 --- a/drivers/gpio/gpio-aspeed.c +++ b/drivers/gpio/gpio-aspeed.c @@ -406,6 +406,8 @@ static void __aspeed_gpio_set(struct gpio_chip *gc, uns= igned int offset, gpio->dcache[GPIO_BANK(offset)] =3D reg; =20 iowrite32(reg, addr); + /* Flush write */ + ioread32(addr); } =20 static void aspeed_gpio_set(struct gpio_chip *gc, unsigned int offset, --=20 2.25.1 From nobody Wed Nov 27 18:42:57 2024 Received: from TWMBX01.aspeed.com (mail.aspeedtech.com [211.20.114.72]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A0F681F8EFE; Tue, 8 Oct 2024 08:15:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=211.20.114.72 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728375307; cv=none; b=AoL9InnacdY832s0pejFM2KZG94SM2UM2x0AitGTcFebGXvLOaS+KxeY+AFOD2nO46h8Nwf5RKIcKKbVsGD/sTq09Ql482uAlfYb5kguxmC7CpogF4E94yLpH+tvO9oP10vsL6c+CJtWKjdZabAKjqbxyyYwBH9n7xtBqsPui+w= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728375307; c=relaxed/simple; bh=nt81xTMCmc+NpidNL1Z5ylz2VdW3B/V76T7FDqwl2x0=; h=From:To:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=tO7rLePhC6COeBecgkleL5Apmts3ufVRIfvRjyuLtBRLy15QejUNlaTZcRuMFYjOTfubhLDx3NAc8CV3PULyS7WHdKNebiIKcZTwq7QMS6+RFgnMczBhu1DWvVgYAp7WjemonFapmSjBokPSeloYdCKSCvQrjnC+uURh66dVvUM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=aspeedtech.com; spf=pass smtp.mailfrom=aspeedtech.com; arc=none smtp.client-ip=211.20.114.72 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=aspeedtech.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=aspeedtech.com Received: from TWMBX01.aspeed.com (192.168.0.62) by TWMBX01.aspeed.com (192.168.0.62) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1258.12; Tue, 8 Oct 2024 16:14:51 +0800 Received: from mail.aspeedtech.com (192.168.10.10) by TWMBX01.aspeed.com (192.168.0.62) with Microsoft SMTP Server id 15.2.1258.12 via Frontend Transport; Tue, 8 Oct 2024 16:14:51 +0800 From: Billy Tsai To: , , , , , , , , , , , , , , Subject: [PATCH v7 2/7] gpio: aspeed: Use devm_clk api to manage clock source Date: Tue, 8 Oct 2024 16:14:45 +0800 Message-ID: <20241008081450.1490955-3-billy_tsai@aspeedtech.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20241008081450.1490955-1-billy_tsai@aspeedtech.com> References: <20241008081450.1490955-1-billy_tsai@aspeedtech.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Replace of_clk_get with devm_clk_get_enabled to manage the clock source. Fixes: 5ae4cb94b313 ("gpio: aspeed: Add debounce support") Reviewed-by: Andrew Jeffery Signed-off-by: Billy Tsai --- drivers/gpio/gpio-aspeed.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/gpio/gpio-aspeed.c b/drivers/gpio/gpio-aspeed.c index 98551b7f6de2..ea40ad43a79b 100644 --- a/drivers/gpio/gpio-aspeed.c +++ b/drivers/gpio/gpio-aspeed.c @@ -1193,7 +1193,7 @@ static int __init aspeed_gpio_probe(struct platform_d= evice *pdev) if (!gpio_id) return -EINVAL; =20 - gpio->clk =3D of_clk_get(pdev->dev.of_node, 0); + gpio->clk =3D devm_clk_get_enabled(&pdev->dev, NULL); if (IS_ERR(gpio->clk)) { dev_warn(&pdev->dev, "Failed to get clock from devicetree, debouncing disabled\n"); --=20 2.25.1 From nobody Wed Nov 27 18:42:57 2024 Received: from TWMBX01.aspeed.com (mail.aspeedtech.com [211.20.114.72]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D9A131F9400; Tue, 8 Oct 2024 08:15:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=211.20.114.72 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728375309; cv=none; b=Y/sC59raE6nj0017faEMPAAh8UZMoqgCVpn6PqvCme4YKTsmpOBlPs+TcBRJlL+/9wyI1dVBnPFEgF73NPx3NPeOwtoF1NBUyKu40xbWssFbv5EGZUJRCjUomaOK+/1TLJun9F3vYbnxsZBxfkH09S1rfZbpniBesOPLRYROCfo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728375309; c=relaxed/simple; bh=CwUrPpKfEvuUSOxjhfWDifd3iS3q6sAcFGctJeTmpi4=; h=From:To:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=E5dytCFQWDTU0N9KapO9AolygcioHjncYitvStv5a1YzKMTUCgiQjO1XWddENUC2+M0Llz/zjvSRihdtT2ySi0IQPjdBDMdmOx4namahAyCHWjOWRh9NqqX1SdFoUNCc9lV924AWMFtA5tVQP/j6kWiR670roJNs1co1Z6Mpywc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=aspeedtech.com; spf=pass smtp.mailfrom=aspeedtech.com; arc=none smtp.client-ip=211.20.114.72 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=aspeedtech.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=aspeedtech.com Received: from TWMBX01.aspeed.com (192.168.0.62) by TWMBX01.aspeed.com (192.168.0.62) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1258.12; Tue, 8 Oct 2024 16:14:51 +0800 Received: from mail.aspeedtech.com (192.168.10.10) by TWMBX01.aspeed.com (192.168.0.62) with Microsoft SMTP Server id 15.2.1258.12 via Frontend Transport; Tue, 8 Oct 2024 16:14:51 +0800 From: Billy Tsai To: , , , , , , , , , , , , , , Subject: [PATCH v7 3/7] gpio: aspeed: Change the macro to support deferred probe Date: Tue, 8 Oct 2024 16:14:46 +0800 Message-ID: <20241008081450.1490955-4-billy_tsai@aspeedtech.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20241008081450.1490955-1-billy_tsai@aspeedtech.com> References: <20241008081450.1490955-1-billy_tsai@aspeedtech.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Use module_platform_driver() to replace module_platform_driver_probe(). The former utilizes platform_driver_register(), which allows the driver to defer probing when it doesn't acquire the necessary resources due to probe order. In contrast, the latter uses __platform_driver_probe(), which includes the comment "Note that this is incompatible with deferred probing." Since our GPIO driver requires access to the clock resource, the former is more suitable. Reviewed-by: Andrew Jeffery Signed-off-by: Billy Tsai --- drivers/gpio/gpio-aspeed.c | 5 +++-- 1 file changed, 3 insertions(+), 2 deletions(-) diff --git a/drivers/gpio/gpio-aspeed.c b/drivers/gpio/gpio-aspeed.c index ea40ad43a79b..c49c55ae962b 100644 --- a/drivers/gpio/gpio-aspeed.c +++ b/drivers/gpio/gpio-aspeed.c @@ -1169,7 +1169,7 @@ static const struct of_device_id aspeed_gpio_of_table= [] =3D { }; MODULE_DEVICE_TABLE(of, aspeed_gpio_of_table); =20 -static int __init aspeed_gpio_probe(struct platform_device *pdev) +static int aspeed_gpio_probe(struct platform_device *pdev) { const struct of_device_id *gpio_id; struct gpio_irq_chip *girq; @@ -1270,13 +1270,14 @@ static int __init aspeed_gpio_probe(struct platform= _device *pdev) } =20 static struct platform_driver aspeed_gpio_driver =3D { + .probe =3D aspeed_gpio_probe, .driver =3D { .name =3D KBUILD_MODNAME, .of_match_table =3D aspeed_gpio_of_table, }, }; =20 -module_platform_driver_probe(aspeed_gpio_driver, aspeed_gpio_probe); +module_platform_driver(aspeed_gpio_driver); =20 MODULE_DESCRIPTION("Aspeed GPIO Driver"); MODULE_LICENSE("GPL"); --=20 2.25.1 From nobody Wed Nov 27 18:42:57 2024 Received: from TWMBX01.aspeed.com (mail.aspeedtech.com [211.20.114.72]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2A8031F942D; Tue, 8 Oct 2024 08:15:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=211.20.114.72 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728375311; cv=none; b=SuSU7R3K5xtKoTYYupBC5/XjFrBe/6MceNvTOu1D/F54DrI6dtq1biueamn2Ay24sAb2WEyY1JqidSjhJZZw0P4POcUCaZGEBBjmrxyGW7GF+/OzY6RZqP/52+SkgkXoPf1Vojyo0+asW+057kDCka9Rb2kAxcBgMNTjsMA+Z9Y= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728375311; c=relaxed/simple; bh=Jy3KZF2qtiEUu8zbgg3C+eekQAA4QNf7hgwI4vh/7gU=; h=From:To:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=ji5KCo2nVrDm78KcBMYeG1EO9qhzz4QQg+QZHigTWHfRd3UncWGfu6w0ERbOR2WXbA7mc4azVztVgRIvwmqcA/waFMjque4Fl5f5c5bHFK9M4oLbDuo0FKhGB58pHG47+cq5Bw2zdE47ZdBDWO07/Oi/KKqLcfNiTSW0f6qvP10= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=aspeedtech.com; spf=pass smtp.mailfrom=aspeedtech.com; arc=none smtp.client-ip=211.20.114.72 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=aspeedtech.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=aspeedtech.com Received: from TWMBX01.aspeed.com (192.168.0.62) by TWMBX01.aspeed.com (192.168.0.62) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1258.12; Tue, 8 Oct 2024 16:14:51 +0800 Received: from mail.aspeedtech.com (192.168.10.10) by TWMBX01.aspeed.com (192.168.0.62) with Microsoft SMTP Server id 15.2.1258.12 via Frontend Transport; Tue, 8 Oct 2024 16:14:51 +0800 From: Billy Tsai To: , , , , , , , , , , , , , , Subject: [PATCH v7 4/7] gpio: aspeed: Remove the name for bank array Date: Tue, 8 Oct 2024 16:14:47 +0800 Message-ID: <20241008081450.1490955-5-billy_tsai@aspeedtech.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20241008081450.1490955-1-billy_tsai@aspeedtech.com> References: <20241008081450.1490955-1-billy_tsai@aspeedtech.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The bank array name is only used to determine if the GPIO offset is valid, and this condition can be replaced by checking if the offset exceeds the ngpio property. Reviewed-by: Andrew Jeffery Signed-off-by: Billy Tsai --- drivers/gpio/gpio-aspeed.c | 17 ++++------------- 1 file changed, 4 insertions(+), 13 deletions(-) diff --git a/drivers/gpio/gpio-aspeed.c b/drivers/gpio/gpio-aspeed.c index c49c55ae962b..61a531962de3 100644 --- a/drivers/gpio/gpio-aspeed.c +++ b/drivers/gpio/gpio-aspeed.c @@ -77,7 +77,6 @@ struct aspeed_gpio_bank { uint16_t debounce_regs; uint16_t tolerance_regs; uint16_t cmdsrc_regs; - const char names[4][3]; }; =20 /* @@ -104,7 +103,6 @@ static const struct aspeed_gpio_bank aspeed_gpio_banks[= ] =3D { .debounce_regs =3D 0x0040, .tolerance_regs =3D 0x001c, .cmdsrc_regs =3D 0x0060, - .names =3D { "A", "B", "C", "D" }, }, { .val_regs =3D 0x0020, @@ -113,7 +111,6 @@ static const struct aspeed_gpio_bank aspeed_gpio_banks[= ] =3D { .debounce_regs =3D 0x0048, .tolerance_regs =3D 0x003c, .cmdsrc_regs =3D 0x0068, - .names =3D { "E", "F", "G", "H" }, }, { .val_regs =3D 0x0070, @@ -122,7 +119,6 @@ static const struct aspeed_gpio_bank aspeed_gpio_banks[= ] =3D { .debounce_regs =3D 0x00b0, .tolerance_regs =3D 0x00ac, .cmdsrc_regs =3D 0x0090, - .names =3D { "I", "J", "K", "L" }, }, { .val_regs =3D 0x0078, @@ -131,7 +127,6 @@ static const struct aspeed_gpio_bank aspeed_gpio_banks[= ] =3D { .debounce_regs =3D 0x0100, .tolerance_regs =3D 0x00fc, .cmdsrc_regs =3D 0x00e0, - .names =3D { "M", "N", "O", "P" }, }, { .val_regs =3D 0x0080, @@ -140,7 +135,6 @@ static const struct aspeed_gpio_bank aspeed_gpio_banks[= ] =3D { .debounce_regs =3D 0x0130, .tolerance_regs =3D 0x012c, .cmdsrc_regs =3D 0x0110, - .names =3D { "Q", "R", "S", "T" }, }, { .val_regs =3D 0x0088, @@ -149,7 +143,6 @@ static const struct aspeed_gpio_bank aspeed_gpio_banks[= ] =3D { .debounce_regs =3D 0x0160, .tolerance_regs =3D 0x015c, .cmdsrc_regs =3D 0x0140, - .names =3D { "U", "V", "W", "X" }, }, { .val_regs =3D 0x01E0, @@ -158,7 +151,6 @@ static const struct aspeed_gpio_bank aspeed_gpio_banks[= ] =3D { .debounce_regs =3D 0x0190, .tolerance_regs =3D 0x018c, .cmdsrc_regs =3D 0x0170, - .names =3D { "Y", "Z", "AA", "AB" }, }, { .val_regs =3D 0x01e8, @@ -167,7 +159,6 @@ static const struct aspeed_gpio_bank aspeed_gpio_banks[= ] =3D { .debounce_regs =3D 0x01c0, .tolerance_regs =3D 0x01bc, .cmdsrc_regs =3D 0x01a0, - .names =3D { "AC", "", "", "" }, }, }; =20 @@ -280,11 +271,11 @@ static inline const struct aspeed_bank_props *find_ba= nk_props( static inline bool have_gpio(struct aspeed_gpio *gpio, unsigned int offset) { const struct aspeed_bank_props *props =3D find_bank_props(gpio, offset); - const struct aspeed_gpio_bank *bank =3D to_bank(offset); - unsigned int group =3D GPIO_OFFSET(offset) / 8; =20 - return bank->names[group][0] !=3D '\0' && - (!props || ((props->input | props->output) & GPIO_BIT(offset))); + if (offset >=3D gpio->chip.ngpio) + return false; + + return (!props || ((props->input | props->output) & GPIO_BIT(offset))); } =20 static inline bool have_input(struct aspeed_gpio *gpio, unsigned int offse= t) --=20 2.25.1 From nobody Wed Nov 27 18:42:57 2024 Received: from TWMBX01.aspeed.com (mail.aspeedtech.com [211.20.114.72]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4B0641DEFD6; Tue, 8 Oct 2024 08:15:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=211.20.114.72 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728375316; cv=none; b=Nhhp9dnIrU4WQWa2LO1RFU4ZSPrORyp+Wbw77m2yQYLN4naEQLZnFLIoadmbRGI3KxMtu+comPvSB3PsGH54UN0UwivTw77C97gUamzRmggbGjSbzy4STjK12Ymifb5pm6JxTUx+pRPnuZrjQAiKw0w+Ze0n5+stAt1nkLGx8v0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728375316; c=relaxed/simple; bh=p/ApTvjbXjDFASyA+eafPEKj1c6U076vuBgl5+url3A=; h=From:To:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=iqtfMwFhJacen6YJ0KcNLnFc/gZxdwGsOok1nUh3RgEI/SqcQ2r0nPygF43V2NU4gzsklzmbnU2k/JbJUM0g3GbWObnyWHZxJx0I67jFOpiG8h1CC1wntH27fXteKiKr1x2XnwgSbdI7j9HhxXHakusHAGSerp99QplWFAUBNnA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=aspeedtech.com; spf=pass smtp.mailfrom=aspeedtech.com; arc=none smtp.client-ip=211.20.114.72 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=aspeedtech.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=aspeedtech.com Received: from TWMBX01.aspeed.com (192.168.0.62) by TWMBX01.aspeed.com (192.168.0.62) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1258.12; Tue, 8 Oct 2024 16:14:51 +0800 Received: from mail.aspeedtech.com (192.168.10.10) by TWMBX01.aspeed.com (192.168.0.62) with Microsoft SMTP Server id 15.2.1258.12 via Frontend Transport; Tue, 8 Oct 2024 16:14:51 +0800 From: Billy Tsai To: , , , , , , , , , , , , , , Subject: [PATCH v7 5/7] gpio: aspeed: Create llops to handle hardware access Date: Tue, 8 Oct 2024 16:14:48 +0800 Message-ID: <20241008081450.1490955-6-billy_tsai@aspeedtech.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20241008081450.1490955-1-billy_tsai@aspeedtech.com> References: <20241008081450.1490955-1-billy_tsai@aspeedtech.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add low-level operations (llops) to abstract the register access for GPIO registers and the coprocessor request/release. With this abstraction layer, the driver can separate the hardware and software logic, making it easier to extend the driver to support different hardware register layouts. Signed-off-by: Billy Tsai Reviewed-by: Andrew Jeffery Tested-by: Andrew Jeffery # AST2600 --- drivers/gpio/gpio-aspeed.c | 449 +++++++++++++++++++------------------ 1 file changed, 235 insertions(+), 214 deletions(-) diff --git a/drivers/gpio/gpio-aspeed.c b/drivers/gpio/gpio-aspeed.c index 61a531962de3..5d583cc9cbc7 100644 --- a/drivers/gpio/gpio-aspeed.c +++ b/drivers/gpio/gpio-aspeed.c @@ -39,6 +39,10 @@ struct aspeed_bank_props { struct aspeed_gpio_config { unsigned int nr_gpios; const struct aspeed_bank_props *props; + const struct aspeed_gpio_llops *llops; + const int *debounce_timers_array; + int debounce_timers_num; + bool require_dcache; }; =20 /* @@ -178,6 +182,19 @@ enum aspeed_gpio_reg { reg_cmdsrc1, }; =20 +struct aspeed_gpio_llops { + void (*reg_bit_set)(struct aspeed_gpio *gpio, unsigned int offset, + const enum aspeed_gpio_reg reg, bool val); + bool (*reg_bit_get)(struct aspeed_gpio *gpio, unsigned int offset, + const enum aspeed_gpio_reg reg); + int (*reg_bank_get)(struct aspeed_gpio *gpio, unsigned int offset, + const enum aspeed_gpio_reg reg); + void (*privilege_ctrl)(struct aspeed_gpio *gpio, unsigned int offset, int= owner); + void (*privilege_init)(struct aspeed_gpio *gpio); + bool (*copro_request)(struct aspeed_gpio *gpio, unsigned int offset); + void (*copro_release)(struct aspeed_gpio *gpio, unsigned int offset); +}; + #define GPIO_VAL_VALUE 0x00 #define GPIO_VAL_DIR 0x04 =20 @@ -198,9 +215,9 @@ enum aspeed_gpio_reg { #define GPIO_CMDSRC_RESERVED 3 =20 /* This will be resolved at compile time */ -static inline void __iomem *bank_reg(struct aspeed_gpio *gpio, - const struct aspeed_gpio_bank *bank, - const enum aspeed_gpio_reg reg) +static void __iomem *aspeed_gpio_g4_bank_reg(struct aspeed_gpio *gpio, + const struct aspeed_gpio_bank *bank, + const enum aspeed_gpio_reg reg) { switch (reg) { case reg_val: @@ -237,10 +254,6 @@ static inline void __iomem *bank_reg(struct aspeed_gpi= o *gpio, #define GPIO_OFFSET(x) ((x) & 0x1f) #define GPIO_BIT(x) BIT(GPIO_OFFSET(x)) =20 -#define _GPIO_SET_DEBOUNCE(t, o, i) ((!!((t) & BIT(i))) << GPIO_OFFSET(o)) -#define GPIO_SET_DEBOUNCE1(t, o) _GPIO_SET_DEBOUNCE(t, o, 1) -#define GPIO_SET_DEBOUNCE2(t, o) _GPIO_SET_DEBOUNCE(t, o, 0) - static const struct aspeed_gpio_bank *to_bank(unsigned int offset) { unsigned int bank =3D GPIO_BANK(offset); @@ -295,110 +308,49 @@ static inline bool have_output(struct aspeed_gpio *g= pio, unsigned int offset) return !props || (props->output & GPIO_BIT(offset)); } =20 -static void aspeed_gpio_change_cmd_source(struct aspeed_gpio *gpio, - const struct aspeed_gpio_bank *bank, - int bindex, int cmdsrc) +static void aspeed_gpio_change_cmd_source(struct aspeed_gpio *gpio, unsign= ed int offset, int cmdsrc) { - void __iomem *c0 =3D bank_reg(gpio, bank, reg_cmdsrc0); - void __iomem *c1 =3D bank_reg(gpio, bank, reg_cmdsrc1); - u32 bit, reg; - - /* - * Each register controls 4 banks, so take the bottom 2 - * bits of the bank index, and use them to select the - * right control bit (0, 8, 16 or 24). - */ - bit =3D BIT((bindex & 3) << 3); - - /* Source 1 first to avoid illegal 11 combination */ - reg =3D ioread32(c1); - if (cmdsrc & 2) - reg |=3D bit; - else - reg &=3D ~bit; - iowrite32(reg, c1); - - /* Then Source 0 */ - reg =3D ioread32(c0); - if (cmdsrc & 1) - reg |=3D bit; - else - reg &=3D ~bit; - iowrite32(reg, c0); + if (gpio->config->llops->privilege_ctrl) + gpio->config->llops->privilege_ctrl(gpio, offset, cmdsrc); } =20 static bool aspeed_gpio_copro_request(struct aspeed_gpio *gpio, unsigned int offset) { - const struct aspeed_gpio_bank *bank =3D to_bank(offset); - - if (!copro_ops || !gpio->cf_copro_bankmap) - return false; - if (!gpio->cf_copro_bankmap[offset >> 3]) - return false; - if (!copro_ops->request_access) - return false; - - /* Pause the coprocessor */ - copro_ops->request_access(copro_data); - - /* Change command source back to ARM */ - aspeed_gpio_change_cmd_source(gpio, bank, offset >> 3, GPIO_CMDSRC_ARM); - - /* Update cache */ - gpio->dcache[GPIO_BANK(offset)] =3D ioread32(bank_reg(gpio, bank, reg_rda= ta)); + if (gpio->config->llops->copro_request) + return gpio->config->llops->copro_request(gpio, offset); =20 - return true; + return false; } =20 static void aspeed_gpio_copro_release(struct aspeed_gpio *gpio, unsigned int offset) { - const struct aspeed_gpio_bank *bank =3D to_bank(offset); - - if (!copro_ops || !gpio->cf_copro_bankmap) - return; - if (!gpio->cf_copro_bankmap[offset >> 3]) - return; - if (!copro_ops->release_access) - return; - - /* Change command source back to ColdFire */ - aspeed_gpio_change_cmd_source(gpio, bank, offset >> 3, - GPIO_CMDSRC_COLDFIRE); + if (gpio->config->llops->copro_release) + gpio->config->llops->copro_release(gpio, offset); +} =20 - /* Restart the coprocessor */ - copro_ops->release_access(copro_data); +static bool aspeed_gpio_support_copro(struct aspeed_gpio *gpio) +{ + return gpio->config->llops->copro_request && gpio->config->llops->copro_r= elease && + gpio->config->llops->privilege_ctrl && gpio->config->llops->privil= ege_init; } =20 static int aspeed_gpio_get(struct gpio_chip *gc, unsigned int offset) { struct aspeed_gpio *gpio =3D gpiochip_get_data(gc); - const struct aspeed_gpio_bank *bank =3D to_bank(offset); =20 - return !!(ioread32(bank_reg(gpio, bank, reg_val)) & GPIO_BIT(offset)); + return gpio->config->llops->reg_bit_get(gpio, offset, reg_val); } =20 static void __aspeed_gpio_set(struct gpio_chip *gc, unsigned int offset, int val) { struct aspeed_gpio *gpio =3D gpiochip_get_data(gc); - const struct aspeed_gpio_bank *bank =3D to_bank(offset); - void __iomem *addr; - u32 reg; - - addr =3D bank_reg(gpio, bank, reg_val); - reg =3D gpio->dcache[GPIO_BANK(offset)]; - - if (val) - reg |=3D GPIO_BIT(offset); - else - reg &=3D ~GPIO_BIT(offset); - gpio->dcache[GPIO_BANK(offset)] =3D reg; =20 - iowrite32(reg, addr); + gpio->config->llops->reg_bit_set(gpio, offset, reg_val, val); /* Flush write */ - ioread32(addr); + gpio->config->llops->reg_bit_get(gpio, offset, reg_val); } =20 static void aspeed_gpio_set(struct gpio_chip *gc, unsigned int offset, @@ -406,7 +358,7 @@ static void aspeed_gpio_set(struct gpio_chip *gc, unsig= ned int offset, { struct aspeed_gpio *gpio =3D gpiochip_get_data(gc); unsigned long flags; - bool copro; + bool copro =3D false; =20 raw_spin_lock_irqsave(&gpio->lock, flags); copro =3D aspeed_gpio_copro_request(gpio, offset); @@ -421,22 +373,16 @@ static void aspeed_gpio_set(struct gpio_chip *gc, uns= igned int offset, static int aspeed_gpio_dir_in(struct gpio_chip *gc, unsigned int offset) { struct aspeed_gpio *gpio =3D gpiochip_get_data(gc); - const struct aspeed_gpio_bank *bank =3D to_bank(offset); - void __iomem *addr =3D bank_reg(gpio, bank, reg_dir); unsigned long flags; - bool copro; - u32 reg; + bool copro =3D false; =20 if (!have_input(gpio, offset)) return -ENOTSUPP; =20 raw_spin_lock_irqsave(&gpio->lock, flags); =20 - reg =3D ioread32(addr); - reg &=3D ~GPIO_BIT(offset); - copro =3D aspeed_gpio_copro_request(gpio, offset); - iowrite32(reg, addr); + gpio->config->llops->reg_bit_set(gpio, offset, reg_dir, 0); if (copro) aspeed_gpio_copro_release(gpio, offset); =20 @@ -449,23 +395,17 @@ static int aspeed_gpio_dir_out(struct gpio_chip *gc, unsigned int offset, int val) { struct aspeed_gpio *gpio =3D gpiochip_get_data(gc); - const struct aspeed_gpio_bank *bank =3D to_bank(offset); - void __iomem *addr =3D bank_reg(gpio, bank, reg_dir); unsigned long flags; - bool copro; - u32 reg; + bool copro =3D false; =20 if (!have_output(gpio, offset)) return -ENOTSUPP; =20 raw_spin_lock_irqsave(&gpio->lock, flags); =20 - reg =3D ioread32(addr); - reg |=3D GPIO_BIT(offset); - copro =3D aspeed_gpio_copro_request(gpio, offset); __aspeed_gpio_set(gc, offset, val); - iowrite32(reg, addr); + gpio->config->llops->reg_bit_set(gpio, offset, reg_dir, 1); =20 if (copro) aspeed_gpio_copro_release(gpio, offset); @@ -477,7 +417,6 @@ static int aspeed_gpio_dir_out(struct gpio_chip *gc, static int aspeed_gpio_get_direction(struct gpio_chip *gc, unsigned int of= fset) { struct aspeed_gpio *gpio =3D gpiochip_get_data(gc); - const struct aspeed_gpio_bank *bank =3D to_bank(offset); unsigned long flags; u32 val; =20 @@ -489,7 +428,7 @@ static int aspeed_gpio_get_direction(struct gpio_chip *= gc, unsigned int offset) =20 raw_spin_lock_irqsave(&gpio->lock, flags); =20 - val =3D ioread32(bank_reg(gpio, bank, reg_dir)) & GPIO_BIT(offset); + val =3D gpio->config->llops->reg_bit_get(gpio, offset, reg_dir); =20 raw_spin_unlock_irqrestore(&gpio->lock, flags); =20 @@ -498,8 +437,7 @@ static int aspeed_gpio_get_direction(struct gpio_chip *= gc, unsigned int offset) =20 static inline int irqd_to_aspeed_gpio_data(struct irq_data *d, struct aspeed_gpio **gpio, - const struct aspeed_gpio_bank **bank, - u32 *bit, int *offset) + int *offset) { struct aspeed_gpio *internal; =20 @@ -512,32 +450,25 @@ static inline int irqd_to_aspeed_gpio_data(struct irq= _data *d, return -ENOTSUPP; =20 *gpio =3D internal; - *bank =3D to_bank(*offset); - *bit =3D GPIO_BIT(*offset); =20 return 0; } =20 static void aspeed_gpio_irq_ack(struct irq_data *d) { - const struct aspeed_gpio_bank *bank; struct aspeed_gpio *gpio; unsigned long flags; - void __iomem *status_addr; int rc, offset; - bool copro; - u32 bit; + bool copro =3D false; =20 - rc =3D irqd_to_aspeed_gpio_data(d, &gpio, &bank, &bit, &offset); + rc =3D irqd_to_aspeed_gpio_data(d, &gpio, &offset); if (rc) return; =20 - status_addr =3D bank_reg(gpio, bank, reg_irq_status); - raw_spin_lock_irqsave(&gpio->lock, flags); copro =3D aspeed_gpio_copro_request(gpio, offset); =20 - iowrite32(bit, status_addr); + gpio->config->llops->reg_bit_set(gpio, offset, reg_irq_status, 1); =20 if (copro) aspeed_gpio_copro_release(gpio, offset); @@ -546,20 +477,15 @@ static void aspeed_gpio_irq_ack(struct irq_data *d) =20 static void aspeed_gpio_irq_set_mask(struct irq_data *d, bool set) { - const struct aspeed_gpio_bank *bank; struct aspeed_gpio *gpio; unsigned long flags; - u32 reg, bit; - void __iomem *addr; int rc, offset; - bool copro; + bool copro =3D false; =20 - rc =3D irqd_to_aspeed_gpio_data(d, &gpio, &bank, &bit, &offset); + rc =3D irqd_to_aspeed_gpio_data(d, &gpio, &offset); if (rc) return; =20 - addr =3D bank_reg(gpio, bank, reg_irq_enable); - /* Unmasking the IRQ */ if (set) gpiochip_enable_irq(&gpio->chip, irqd_to_hwirq(d)); @@ -567,12 +493,7 @@ static void aspeed_gpio_irq_set_mask(struct irq_data *= d, bool set) raw_spin_lock_irqsave(&gpio->lock, flags); copro =3D aspeed_gpio_copro_request(gpio, offset); =20 - reg =3D ioread32(addr); - if (set) - reg |=3D bit; - else - reg &=3D ~bit; - iowrite32(reg, addr); + gpio->config->llops->reg_bit_set(gpio, offset, reg_irq_enable, set); =20 if (copro) aspeed_gpio_copro_release(gpio, offset); @@ -598,34 +519,31 @@ static int aspeed_gpio_set_type(struct irq_data *d, u= nsigned int type) u32 type0 =3D 0; u32 type1 =3D 0; u32 type2 =3D 0; - u32 bit, reg; - const struct aspeed_gpio_bank *bank; irq_flow_handler_t handler; struct aspeed_gpio *gpio; unsigned long flags; - void __iomem *addr; int rc, offset; - bool copro; + bool copro =3D false; =20 - rc =3D irqd_to_aspeed_gpio_data(d, &gpio, &bank, &bit, &offset); + rc =3D irqd_to_aspeed_gpio_data(d, &gpio, &offset); if (rc) return -EINVAL; =20 switch (type & IRQ_TYPE_SENSE_MASK) { case IRQ_TYPE_EDGE_BOTH: - type2 |=3D bit; + type2 =3D 1; fallthrough; case IRQ_TYPE_EDGE_RISING: - type0 |=3D bit; + type0 =3D 1; fallthrough; case IRQ_TYPE_EDGE_FALLING: handler =3D handle_edge_irq; break; case IRQ_TYPE_LEVEL_HIGH: - type0 |=3D bit; + type0 =3D 1; fallthrough; case IRQ_TYPE_LEVEL_LOW: - type1 |=3D bit; + type1 =3D 1; handler =3D handle_level_irq; break; default: @@ -635,20 +553,9 @@ static int aspeed_gpio_set_type(struct irq_data *d, un= signed int type) raw_spin_lock_irqsave(&gpio->lock, flags); copro =3D aspeed_gpio_copro_request(gpio, offset); =20 - addr =3D bank_reg(gpio, bank, reg_irq_type0); - reg =3D ioread32(addr); - reg =3D (reg & ~bit) | type0; - iowrite32(reg, addr); - - addr =3D bank_reg(gpio, bank, reg_irq_type1); - reg =3D ioread32(addr); - reg =3D (reg & ~bit) | type1; - iowrite32(reg, addr); - - addr =3D bank_reg(gpio, bank, reg_irq_type2); - reg =3D ioread32(addr); - reg =3D (reg & ~bit) | type2; - iowrite32(reg, addr); + gpio->config->llops->reg_bit_set(gpio, offset, reg_irq_type0, type0); + gpio->config->llops->reg_bit_set(gpio, offset, reg_irq_type1, type1); + gpio->config->llops->reg_bit_set(gpio, offset, reg_irq_type2, type2); =20 if (copro) aspeed_gpio_copro_release(gpio, offset); @@ -663,7 +570,6 @@ static void aspeed_gpio_irq_handler(struct irq_desc *de= sc) { struct gpio_chip *gc =3D irq_desc_get_handler_data(desc); struct irq_chip *ic =3D irq_desc_get_chip(desc); - struct aspeed_gpio *data =3D gpiochip_get_data(gc); unsigned int i, p, banks; unsigned long reg; struct aspeed_gpio *gpio =3D gpiochip_get_data(gc); @@ -672,9 +578,7 @@ static void aspeed_gpio_irq_handler(struct irq_desc *de= sc) =20 banks =3D DIV_ROUND_UP(gpio->chip.ngpio, 32); for (i =3D 0; i < banks; i++) { - const struct aspeed_gpio_bank *bank =3D &aspeed_gpio_banks[i]; - - reg =3D ioread32(bank_reg(data, bank, reg_irq_status)); + reg =3D gpio->config->llops->reg_bank_get(gpio, i * 32, reg_irq_status); =20 for_each_set_bit(p, ®, 32) generic_handle_domain_irq(gc->irq.domain, i * 32 + p); @@ -713,23 +617,12 @@ static int aspeed_gpio_reset_tolerance(struct gpio_ch= ip *chip, { struct aspeed_gpio *gpio =3D gpiochip_get_data(chip); unsigned long flags; - void __iomem *treg; - bool copro; - u32 val; - - treg =3D bank_reg(gpio, to_bank(offset), reg_tolerance); + bool copro =3D false; =20 raw_spin_lock_irqsave(&gpio->lock, flags); copro =3D aspeed_gpio_copro_request(gpio, offset); =20 - val =3D readl(treg); - - if (enable) - val |=3D GPIO_BIT(offset); - else - val &=3D ~GPIO_BIT(offset); - - writel(val, treg); + gpio->config->llops->reg_bit_set(gpio, offset, reg_tolerance, enable); =20 if (copro) aspeed_gpio_copro_release(gpio, offset); @@ -823,21 +716,11 @@ static inline bool timer_allocation_registered(struct= aspeed_gpio *gpio, static void configure_timer(struct aspeed_gpio *gpio, unsigned int offset, unsigned int timer) { - const struct aspeed_gpio_bank *bank =3D to_bank(offset); - const u32 mask =3D GPIO_BIT(offset); - void __iomem *addr; - u32 val; - /* Note: Debounce timer isn't under control of the command * source registers, so no need to sync with the coprocessor */ - addr =3D bank_reg(gpio, bank, reg_debounce_sel1); - val =3D ioread32(addr); - iowrite32((val & ~mask) | GPIO_SET_DEBOUNCE1(timer, offset), addr); - - addr =3D bank_reg(gpio, bank, reg_debounce_sel2); - val =3D ioread32(addr); - iowrite32((val & ~mask) | GPIO_SET_DEBOUNCE2(timer, offset), addr); + gpio->config->llops->reg_bit_set(gpio, offset, reg_debounce_sel1, !!(time= r & BIT(1))); + gpio->config->llops->reg_bit_set(gpio, offset, reg_debounce_sel2, !!(time= r & BIT(0))); } =20 static int enable_debounce(struct gpio_chip *chip, unsigned int offset, @@ -868,15 +751,15 @@ static int enable_debounce(struct gpio_chip *chip, un= signed int offset, } =20 /* Try to find a timer already configured for the debounce period */ - for (i =3D 1; i < ARRAY_SIZE(debounce_timers); i++) { + for (i =3D 1; i < gpio->config->debounce_timers_num; i++) { u32 cycles; =20 - cycles =3D ioread32(gpio->base + debounce_timers[i]); + cycles =3D ioread32(gpio->base + gpio->config->debounce_timers_array[i]); if (requested_cycles =3D=3D cycles) break; } =20 - if (i =3D=3D ARRAY_SIZE(debounce_timers)) { + if (i =3D=3D gpio->config->debounce_timers_num) { int j; =20 /* @@ -890,8 +773,8 @@ static int enable_debounce(struct gpio_chip *chip, unsi= gned int offset, =20 if (j =3D=3D ARRAY_SIZE(gpio->timer_users)) { dev_warn(chip->parent, - "Debounce timers exhausted, cannot debounce for period %luus\n", - usecs); + "Debounce timers exhausted, cannot debounce for period %luus\n", + usecs); =20 rc =3D -EPERM; =20 @@ -907,7 +790,7 @@ static int enable_debounce(struct gpio_chip *chip, unsi= gned int offset, =20 i =3D j; =20 - iowrite32(requested_cycles, gpio->base + debounce_timers[i]); + iowrite32(requested_cycles, gpio->base + gpio->config->debounce_timers_a= rray[i]); } =20 if (WARN(i =3D=3D 0, "Cannot register index of disabled timer\n")) { @@ -1010,6 +893,9 @@ int aspeed_gpio_copro_grab_gpio(struct gpio_desc *desc, const struct aspeed_gpio_bank *bank =3D to_bank(offset); unsigned long flags; =20 + if (!aspeed_gpio_support_copro(gpio)) + return -EOPNOTSUPP; + if (!gpio->cf_copro_bankmap) gpio->cf_copro_bankmap =3D kzalloc(gpio->chip.ngpio >> 3, GFP_KERNEL); if (!gpio->cf_copro_bankmap) @@ -1029,7 +915,7 @@ int aspeed_gpio_copro_grab_gpio(struct gpio_desc *desc, =20 /* Switch command source */ if (gpio->cf_copro_bankmap[bindex] =3D=3D 1) - aspeed_gpio_change_cmd_source(gpio, bank, bindex, + aspeed_gpio_change_cmd_source(gpio, offset, GPIO_CMDSRC_COLDFIRE); =20 if (vreg_offset) @@ -1053,9 +939,11 @@ int aspeed_gpio_copro_release_gpio(struct gpio_desc *= desc) struct gpio_chip *chip =3D gpiod_to_chip(desc); struct aspeed_gpio *gpio =3D gpiochip_get_data(chip); int rc =3D 0, bindex, offset =3D gpio_chip_hwgpio(desc); - const struct aspeed_gpio_bank *bank =3D to_bank(offset); unsigned long flags; =20 + if (!aspeed_gpio_support_copro(gpio)) + return -EOPNOTSUPP; + if (!gpio->cf_copro_bankmap) return -ENXIO; =20 @@ -1074,7 +962,7 @@ int aspeed_gpio_copro_release_gpio(struct gpio_desc *d= esc) =20 /* Switch command source */ if (gpio->cf_copro_bankmap[bindex] =3D=3D 0) - aspeed_gpio_change_cmd_source(gpio, bank, bindex, + aspeed_gpio_change_cmd_source(gpio, offset, GPIO_CMDSRC_ARM); bail: raw_spin_unlock_irqrestore(&gpio->lock, flags); @@ -1084,12 +972,10 @@ EXPORT_SYMBOL_GPL(aspeed_gpio_copro_release_gpio); =20 static void aspeed_gpio_irq_print_chip(struct irq_data *d, struct seq_file= *p) { - const struct aspeed_gpio_bank *bank; struct aspeed_gpio *gpio; - u32 bit; int rc, offset; =20 - rc =3D irqd_to_aspeed_gpio_data(d, &gpio, &bank, &bit, &offset); + rc =3D irqd_to_aspeed_gpio_data(d, &gpio, &offset); if (rc) return; =20 @@ -1106,6 +992,120 @@ static const struct irq_chip aspeed_gpio_irq_chip = =3D { GPIOCHIP_IRQ_RESOURCE_HELPERS, }; =20 +static void aspeed_g4_reg_bit_set(struct aspeed_gpio *gpio, unsigned int o= ffset, + const enum aspeed_gpio_reg reg, bool val) +{ + const struct aspeed_gpio_bank *bank =3D to_bank(offset); + void __iomem *addr =3D aspeed_gpio_g4_bank_reg(gpio, bank, reg); + u32 temp; + + if (reg =3D=3D reg_val) + temp =3D gpio->dcache[GPIO_BANK(offset)]; + else + temp =3D ioread32(addr); + + if (val) + temp |=3D GPIO_BIT(offset); + else + temp &=3D ~GPIO_BIT(offset); + + if (reg =3D=3D reg_val) + gpio->dcache[GPIO_BANK(offset)] =3D temp; + iowrite32(temp, addr); +} + +static bool aspeed_g4_reg_bit_get(struct aspeed_gpio *gpio, unsigned int o= ffset, + const enum aspeed_gpio_reg reg) +{ + const struct aspeed_gpio_bank *bank =3D to_bank(offset); + void __iomem *addr =3D aspeed_gpio_g4_bank_reg(gpio, bank, reg); + + return !!(ioread32(addr) & GPIO_BIT(offset)); +} + +static int aspeed_g4_reg_bank_get(struct aspeed_gpio *gpio, unsigned int o= ffset, + const enum aspeed_gpio_reg reg) +{ + const struct aspeed_gpio_bank *bank =3D to_bank(offset); + void __iomem *addr =3D aspeed_gpio_g4_bank_reg(gpio, bank, reg); + + if (reg =3D=3D reg_rdata || reg =3D=3D reg_irq_status) + return ioread32(addr); + else + return -EOPNOTSUPP; +} + +static void aspeed_g4_privilege_ctrl(struct aspeed_gpio *gpio, unsigned in= t offset, int cmdsrc) +{ + /* + * The command source register is only valid in bits 0, 8, 16, and 24, so= we use + * (offset & ~(0x7)) to ensure that reg_bits_set always targets a valid b= it. + */ + /* Source 1 first to avoid illegal 11 combination */ + aspeed_g4_reg_bit_set(gpio, offset & ~(0x7), reg_cmdsrc1, !!(cmdsrc & BIT= (1))); + /* Then Source 0 */ + aspeed_g4_reg_bit_set(gpio, offset & ~(0x7), reg_cmdsrc0, !!(cmdsrc & BIT= (0))); +} + +static void aspeed_g4_privilege_init(struct aspeed_gpio *gpio) +{ + u32 i; + + /* Switch all command sources to the ARM by default */ + for (i =3D 0; i < DIV_ROUND_UP(gpio->chip.ngpio, 32); i++) { + aspeed_g4_privilege_ctrl(gpio, (i << 5) + 0, GPIO_CMDSRC_ARM); + aspeed_g4_privilege_ctrl(gpio, (i << 5) + 8, GPIO_CMDSRC_ARM); + aspeed_g4_privilege_ctrl(gpio, (i << 5) + 16, GPIO_CMDSRC_ARM); + aspeed_g4_privilege_ctrl(gpio, (i << 5) + 24, GPIO_CMDSRC_ARM); + } +} + +static bool aspeed_g4_copro_request(struct aspeed_gpio *gpio, unsigned int= offset) +{ + if (!copro_ops || !gpio->cf_copro_bankmap) + return false; + if (!gpio->cf_copro_bankmap[offset >> 3]) + return false; + if (!copro_ops->request_access) + return false; + + /* Pause the coprocessor */ + copro_ops->request_access(copro_data); + + /* Change command source back to ARM */ + aspeed_g4_privilege_ctrl(gpio, offset, GPIO_CMDSRC_ARM); + + /* Update cache */ + gpio->dcache[GPIO_BANK(offset)] =3D aspeed_g4_reg_bank_get(gpio, offset, = reg_rdata); + + return true; +} + +static void aspeed_g4_copro_release(struct aspeed_gpio *gpio, unsigned int= offset) +{ + if (!copro_ops || !gpio->cf_copro_bankmap) + return; + if (!gpio->cf_copro_bankmap[offset >> 3]) + return; + if (!copro_ops->release_access) + return; + + /* Change command source back to ColdFire */ + aspeed_g4_privilege_ctrl(gpio, offset, GPIO_CMDSRC_COLDFIRE); + + /* Restart the coprocessor */ + copro_ops->release_access(copro_data); +} + +static const struct aspeed_gpio_llops aspeed_g4_llops =3D { + .reg_bit_set =3D aspeed_g4_reg_bit_set, + .reg_bit_get =3D aspeed_g4_reg_bit_get, + .reg_bank_get =3D aspeed_g4_reg_bank_get, + .privilege_ctrl =3D aspeed_g4_privilege_ctrl, + .privilege_init =3D aspeed_g4_privilege_init, + .copro_request =3D aspeed_g4_copro_request, + .copro_release =3D aspeed_g4_copro_release, +}; /* * Any banks not specified in a struct aspeed_bank_props array are assumed= to * have the properties: @@ -1122,7 +1122,14 @@ static const struct aspeed_bank_props ast2400_bank_p= rops[] =3D { =20 static const struct aspeed_gpio_config ast2400_config =3D /* 220 for simplicity, really 216 with two 4-GPIO holes, four at end */ - { .nr_gpios =3D 220, .props =3D ast2400_bank_props, }; + { + .nr_gpios =3D 220, + .props =3D ast2400_bank_props, + .llops =3D &aspeed_g4_llops, + .debounce_timers_array =3D debounce_timers, + .debounce_timers_num =3D ARRAY_SIZE(debounce_timers), + .require_dcache =3D true, + }; =20 static const struct aspeed_bank_props ast2500_bank_props[] =3D { /* input output */ @@ -1134,7 +1141,14 @@ static const struct aspeed_bank_props ast2500_bank_p= rops[] =3D { =20 static const struct aspeed_gpio_config ast2500_config =3D /* 232 for simplicity, actual number is 228 (4-GPIO hole in GPIOAB) */ - { .nr_gpios =3D 232, .props =3D ast2500_bank_props, }; + { + .nr_gpios =3D 232, + .props =3D ast2500_bank_props, + .llops =3D &aspeed_g4_llops, + .debounce_timers_array =3D debounce_timers, + .debounce_timers_num =3D ARRAY_SIZE(debounce_timers), + .require_dcache =3D true, + }; =20 static const struct aspeed_bank_props ast2600_bank_props[] =3D { /* input output */ @@ -1150,7 +1164,14 @@ static const struct aspeed_gpio_config ast2600_confi= g =3D * We expect ngpio being set in the device tree and this is a fallback * option. */ - { .nr_gpios =3D 208, .props =3D ast2600_bank_props, }; + { + .nr_gpios =3D 208, + .props =3D ast2600_bank_props, + .llops =3D &aspeed_g4_llops, + .debounce_timers_array =3D debounce_timers, + .debounce_timers_num =3D ARRAY_SIZE(debounce_timers), + .require_dcache =3D true, + }; =20 static const struct of_device_id aspeed_gpio_of_table[] =3D { { .compatible =3D "aspeed,ast2400-gpio", .data =3D &ast2400_config, }, @@ -1193,6 +1214,10 @@ static int aspeed_gpio_probe(struct platform_device = *pdev) =20 gpio->config =3D gpio_id->data; =20 + if (!gpio->config->llops->reg_bit_set || !gpio->config->llops->reg_bit_ge= t || + !gpio->config->llops->reg_bank_get) + return -EINVAL; + gpio->chip.parent =3D &pdev->dev; err =3D of_property_read_u32(pdev->dev.of_node, "ngpios", &ngpio); gpio->chip.ngpio =3D (u16) ngpio; @@ -1209,27 +1234,23 @@ static int aspeed_gpio_probe(struct platform_device= *pdev) gpio->chip.label =3D dev_name(&pdev->dev); gpio->chip.base =3D -1; =20 - /* Allocate a cache of the output registers */ - banks =3D DIV_ROUND_UP(gpio->chip.ngpio, 32); - gpio->dcache =3D devm_kcalloc(&pdev->dev, - banks, sizeof(u32), GFP_KERNEL); - if (!gpio->dcache) - return -ENOMEM; - - /* - * Populate it with initial values read from the HW and switch - * all command sources to the ARM by default - */ - for (i =3D 0; i < banks; i++) { - const struct aspeed_gpio_bank *bank =3D &aspeed_gpio_banks[i]; - void __iomem *addr =3D bank_reg(gpio, bank, reg_rdata); - gpio->dcache[i] =3D ioread32(addr); - aspeed_gpio_change_cmd_source(gpio, bank, 0, GPIO_CMDSRC_ARM); - aspeed_gpio_change_cmd_source(gpio, bank, 1, GPIO_CMDSRC_ARM); - aspeed_gpio_change_cmd_source(gpio, bank, 2, GPIO_CMDSRC_ARM); - aspeed_gpio_change_cmd_source(gpio, bank, 3, GPIO_CMDSRC_ARM); + if (gpio->config->require_dcache) { + /* Allocate a cache of the output registers */ + banks =3D DIV_ROUND_UP(gpio->chip.ngpio, 32); + gpio->dcache =3D devm_kcalloc(&pdev->dev, banks, sizeof(u32), GFP_KERNEL= ); + if (!gpio->dcache) + return -ENOMEM; + /* + * Populate it with initial values read from the HW + */ + for (i =3D 0; i < banks; i++) + gpio->dcache[i] =3D + gpio->config->llops->reg_bank_get(gpio, (i << 5), reg_rdata); } =20 + if (gpio->config->llops->privilege_init) + gpio->config->llops->privilege_init(gpio); + /* Set up an irqchip */ irq =3D platform_get_irq(pdev, 0); if (irq < 0) --=20 2.25.1 From nobody Wed Nov 27 18:42:57 2024 Received: from TWMBX01.aspeed.com (mail.aspeedtech.com [211.20.114.72]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E61BC1FA247; Tue, 8 Oct 2024 08:15:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=211.20.114.72 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728375318; cv=none; b=AoJFZDeRumQV3Sdd2z5bNAm9MB2p5GeRooQSW5QQ/AYPBE9kf/UHgoVLPqCoM8dmMgobJI/vFEbR1v0hr4zdbvEOI/N98MJqQi5e/IyNGz5U68pjKfQGk4kh051l4xVCemotR7AzWAlG+e3v/9wIwyjXulNauXBH4zIT5nDuR48= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728375318; c=relaxed/simple; bh=mxLA9YX+6XUjNVapaK0QymC5zJyAZAHtVHetJtX/9UI=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=P+OqADX1RJfqK5Aja9A+HFQkbdPwTrzOccTqQxkPTmbJdJSmTHhK8SYkwI73/v4YwRX5V9H0qnORnGSfn6H2CAlrai4KqA7n/9KUVY37NGC9aU32qAt649CxFNDMVe3By5O2ECPeFWZ1n50gVYDCoJQ1XDaTF8t/HyYgzsSQ0sk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=aspeedtech.com; spf=pass smtp.mailfrom=aspeedtech.com; arc=none smtp.client-ip=211.20.114.72 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=aspeedtech.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=aspeedtech.com Received: from TWMBX01.aspeed.com (192.168.0.62) by TWMBX01.aspeed.com (192.168.0.62) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1258.12; Tue, 8 Oct 2024 16:14:51 +0800 Received: from mail.aspeedtech.com (192.168.10.10) by TWMBX01.aspeed.com (192.168.0.62) with Microsoft SMTP Server id 15.2.1258.12 via Frontend Transport; Tue, 8 Oct 2024 16:14:51 +0800 From: Billy Tsai To: , , , , , , , , , , , , , , CC: Conor Dooley Subject: [PATCH v7 6/7] dt-bindings: gpio: aspeed,ast2400-gpio: Support ast2700 Date: Tue, 8 Oct 2024 16:14:49 +0800 Message-ID: <20241008081450.1490955-7-billy_tsai@aspeedtech.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20241008081450.1490955-1-billy_tsai@aspeedtech.com> References: <20241008081450.1490955-1-billy_tsai@aspeedtech.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The AST2700 is the 7th generation SoC from Aspeed, featuring two GPIO controllers: one with 12 GPIO pins and another with 216 GPIO pins. Acked-by: Conor Dooley Signed-off-by: Billy Tsai --- .../bindings/gpio/aspeed,ast2400-gpio.yaml | 19 +++++++++++++++++-- 1 file changed, 17 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/gpio/aspeed,ast2400-gpio.yam= l b/Documentation/devicetree/bindings/gpio/aspeed,ast2400-gpio.yaml index cf11aa7ec8c7..b9afd07a9d24 100644 --- a/Documentation/devicetree/bindings/gpio/aspeed,ast2400-gpio.yaml +++ b/Documentation/devicetree/bindings/gpio/aspeed,ast2400-gpio.yaml @@ -15,6 +15,7 @@ properties: - aspeed,ast2400-gpio - aspeed,ast2500-gpio - aspeed,ast2600-gpio + - aspeed,ast2700-gpio =20 reg: maxItems: 1 @@ -25,7 +26,7 @@ properties: =20 gpio-controller: true gpio-line-names: - minItems: 36 + minItems: 12 maxItems: 232 =20 gpio-ranges: true @@ -42,7 +43,7 @@ properties: const: 2 =20 ngpios: - minimum: 36 + minimum: 12 maximum: 232 =20 required: @@ -93,6 +94,20 @@ allOf: enum: [ 36, 208 ] required: - ngpios + - if: + properties: + compatible: + contains: + const: aspeed,ast2700-gpio + then: + properties: + gpio-line-names: + minItems: 12 + maxItems: 216 + ngpios: + enum: [ 12, 216 ] + required: + - ngpios =20 additionalProperties: false =20 --=20 2.25.1 From nobody Wed Nov 27 18:42:57 2024 Received: from TWMBX01.aspeed.com (mail.aspeedtech.com [211.20.114.72]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 25A9D1F9A8F; Tue, 8 Oct 2024 08:15:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=211.20.114.72 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728375314; cv=none; b=I66LiUDSejXGS0jkYKcM5HYw8cbgX2xws5ZiOmVgjSf9TWqzUYgjOM56E47QBNO8TcXrarrmxryF7pJIJcuAZs6D8wdEU5wYkV+cTrIBPVs+N7BjqJRo0m8aLbvyTr0rkSghmZpy4LHcEYvD0ETXVkMbTTAz9XxmSguhgxNHLJc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728375314; c=relaxed/simple; bh=41oRwmS99pG464oJ+r8Fzr03nZ6qyLa56YTiaeoXtKk=; h=From:To:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=BeRIpgMA+OP7heVik9x7YuVtK6ay8lgkZ6MtoGnzrKsCrL81EJZntgNrOEO49HiRq7f+XsW40GkJDM0HorayWP4o/c8DtuOAEXWlTLMvOKNQejfrn5L4vFLtvWfkTQd4CoKvsL7sIa8iPKQb6pcLK6fuIQV+2awoc0h+bfmnpeQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=aspeedtech.com; spf=pass smtp.mailfrom=aspeedtech.com; arc=none smtp.client-ip=211.20.114.72 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=aspeedtech.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=aspeedtech.com Received: from TWMBX01.aspeed.com (192.168.0.62) by TWMBX01.aspeed.com (192.168.0.62) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1258.12; Tue, 8 Oct 2024 16:14:51 +0800 Received: from mail.aspeedtech.com (192.168.10.10) by TWMBX01.aspeed.com (192.168.0.62) with Microsoft SMTP Server id 15.2.1258.12 via Frontend Transport; Tue, 8 Oct 2024 16:14:51 +0800 From: Billy Tsai To: , , , , , , , , , , , , , , Subject: [PATCH v7 7/7] gpio: aspeed: Support G7 Aspeed gpio controller Date: Tue, 8 Oct 2024 16:14:50 +0800 Message-ID: <20241008081450.1490955-8-billy_tsai@aspeedtech.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20241008081450.1490955-1-billy_tsai@aspeedtech.com> References: <20241008081450.1490955-1-billy_tsai@aspeedtech.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable In the 7th generation of the SoC from Aspeed, the control logic of the GPIO controller has been updated to support per-pin control. Each pin now has its own 32-bit register, allowing for individual control of the pin's value, direction, interrupt type, and other settings. The permission for coprocessor access is supported by the hardware but hasn't been implemented in the current patch. Signed-off-by: Billy Tsai --- drivers/gpio/gpio-aspeed.c | 147 +++++++++++++++++++++++++++++++++++++ 1 file changed, 147 insertions(+) diff --git a/drivers/gpio/gpio-aspeed.c b/drivers/gpio/gpio-aspeed.c index 5d583cc9cbc7..208f95fb585e 100644 --- a/drivers/gpio/gpio-aspeed.c +++ b/drivers/gpio/gpio-aspeed.c @@ -30,6 +30,27 @@ #include #include "gpiolib.h" =20 +/* Non-constant mask variant of FIELD_GET() and FIELD_PREP() */ +#define field_get(_mask, _reg) (((_reg) & (_mask)) >> (ffs(_mask) - 1)) +#define field_prep(_mask, _val) (((_val) << (ffs(_mask) - 1)) & (_mask)) + +#define GPIO_G7_IRQ_STS_BASE 0x100 +#define GPIO_G7_IRQ_STS_OFFSET(x) (GPIO_G7_IRQ_STS_BASE + (x) * 0x4) +#define GPIO_G7_CTRL_REG_BASE 0x180 +#define GPIO_G7_CTRL_REG_OFFSET(x) (GPIO_G7_CTRL_REG_BASE + (x) * 0x4) +#define GPIO_G7_CTRL_OUT_DATA BIT(0) +#define GPIO_G7_CTRL_DIR BIT(1) +#define GPIO_G7_CTRL_IRQ_EN BIT(2) +#define GPIO_G7_CTRL_IRQ_TYPE0 BIT(3) +#define GPIO_G7_CTRL_IRQ_TYPE1 BIT(4) +#define GPIO_G7_CTRL_IRQ_TYPE2 BIT(5) +#define GPIO_G7_CTRL_RST_TOLERANCE BIT(6) +#define GPIO_G7_CTRL_DEBOUNCE_SEL1 BIT(7) +#define GPIO_G7_CTRL_DEBOUNCE_SEL2 BIT(8) +#define GPIO_G7_CTRL_INPUT_MASK BIT(9) +#define GPIO_G7_CTRL_IRQ_STS BIT(12) +#define GPIO_G7_CTRL_IN_DATA BIT(13) + struct aspeed_bank_props { unsigned int bank; u32 input; @@ -95,6 +116,22 @@ struct aspeed_gpio_bank { */ =20 static const int debounce_timers[4] =3D { 0x00, 0x50, 0x54, 0x58 }; +static const int g7_debounce_timers[4] =3D { 0x00, 0x00, 0x04, 0x08 }; + +/* + * The debounce timers array is used to configure the debounce timer setti= ngs.Here=E2=80=99s how it works: + * Array Value: Indicates the offset for configuring the debounce timer. + * Array Index: Corresponds to the debounce setting register. + * The debounce timers array follows this pattern for configuring the debo= unce setting registers: + * Array Index 0: No debounce timer is set; + * Array Value is irrelevant (don=E2=80=99t care). + * Array Index 1: Debounce setting #2 is set to 1, and debounce setting #1= is set to 0. + * Array Value: offset for configuring debounce timer 0 (g4: 0x50, g7: = 0x00) + * Array Index 2: Debounce setting #2 is set to 0, and debounce setting #1= is set to 1. + * Array Value: offset for configuring debounce timer 1 (g4: 0x54, g7: = 0x04) + * Array Index 3: Debounce setting #2 is set to 1, and debounce setting #1= is set to 1. + * Array Value: offset for configuring debounce timer 2 (g4: 0x58, g7: = 0x8) + */ =20 static const struct aspeed_gpio_copro_ops *copro_ops; static void *copro_data; @@ -250,6 +287,39 @@ static void __iomem *aspeed_gpio_g4_bank_reg(struct as= peed_gpio *gpio, BUG(); } =20 +static u32 aspeed_gpio_g7_reg_mask(const enum aspeed_gpio_reg reg) +{ + switch (reg) { + case reg_val: + return GPIO_G7_CTRL_OUT_DATA; + case reg_dir: + return GPIO_G7_CTRL_DIR; + case reg_irq_enable: + return GPIO_G7_CTRL_IRQ_EN; + case reg_irq_type0: + return GPIO_G7_CTRL_IRQ_TYPE0; + case reg_irq_type1: + return GPIO_G7_CTRL_IRQ_TYPE1; + case reg_irq_type2: + return GPIO_G7_CTRL_IRQ_TYPE2; + case reg_tolerance: + return GPIO_G7_CTRL_RST_TOLERANCE; + case reg_debounce_sel1: + return GPIO_G7_CTRL_DEBOUNCE_SEL1; + case reg_debounce_sel2: + return GPIO_G7_CTRL_DEBOUNCE_SEL2; + case reg_rdata: + return GPIO_G7_CTRL_OUT_DATA; + case reg_irq_status: + return GPIO_G7_CTRL_IRQ_STS; + case reg_cmdsrc0: + case reg_cmdsrc1: + default: + WARN_ON_ONCE(1); + return 0; + } +} + #define GPIO_BANK(x) ((x) >> 5) #define GPIO_OFFSET(x) ((x) & 0x1f) #define GPIO_BIT(x) BIT(GPIO_OFFSET(x)) @@ -1106,6 +1176,59 @@ static const struct aspeed_gpio_llops aspeed_g4_llop= s =3D { .copro_request =3D aspeed_g4_copro_request, .copro_release =3D aspeed_g4_copro_release, }; + +static void aspeed_g7_reg_bit_set(struct aspeed_gpio *gpio, unsigned int o= ffset, + const enum aspeed_gpio_reg reg, bool val) +{ + u32 mask =3D aspeed_gpio_g7_reg_mask(reg); + void __iomem *addr =3D gpio->base + GPIO_G7_CTRL_REG_OFFSET(offset); + u32 write_val; + + if (mask) { + write_val =3D (ioread32(addr) & ~(mask)) | field_prep(mask, val); + iowrite32(write_val, addr); + } +} + +static bool aspeed_g7_reg_bit_get(struct aspeed_gpio *gpio, unsigned int o= ffset, + const enum aspeed_gpio_reg reg) +{ + u32 mask =3D aspeed_gpio_g7_reg_mask(reg); + void __iomem *addr; + + addr =3D gpio->base + GPIO_G7_CTRL_REG_OFFSET(offset); + if (reg =3D=3D reg_val) + mask =3D GPIO_G7_CTRL_IN_DATA; + + if (mask) + return field_get(mask, ioread32(addr)); + else + return 0; +} + +static int aspeed_g7_reg_bank_get(struct aspeed_gpio *gpio, unsigned int o= ffset, + const enum aspeed_gpio_reg reg) +{ + void __iomem *addr; + + if (reg =3D=3D reg_irq_status) { + addr =3D gpio->base + GPIO_G7_IRQ_STS_OFFSET(offset >> 5); + return ioread32(addr); + } else { + return -EOPNOTSUPP; + } +} + +static const struct aspeed_gpio_llops aspeed_g7_llops =3D { + .reg_bit_set =3D aspeed_g7_reg_bit_set, + .reg_bit_get =3D aspeed_g7_reg_bit_get, + .reg_bank_get =3D aspeed_g7_reg_bank_get, + .privilege_ctrl =3D NULL, + .privilege_init =3D NULL, + .copro_request =3D NULL, + .copro_release =3D NULL, +}; + /* * Any banks not specified in a struct aspeed_bank_props array are assumed= to * have the properties: @@ -1173,10 +1296,34 @@ static const struct aspeed_gpio_config ast2600_conf= ig =3D .require_dcache =3D true, }; =20 +static const struct aspeed_bank_props ast2700_bank_props[] =3D { + /* input output */ + { 1, 0x0fffffff, 0x0fffffff }, /* E/F/G/H, 4-GPIO hole */ + { 6, 0x00ffffff, 0x00ff0000 }, /* Y/Z/AA */ + {}, +}; + +static const struct aspeed_gpio_config ast2700_config =3D + /* + * ast2700 has two controllers one with 212 GPIOs and one with 16 GPIOs. + * 216 for simplicity, actual number is 212 (4-GPIO hole in GPIOH) + * We expect ngpio being set in the device tree and this is a fallback + * option. + */ + { + .nr_gpios =3D 216, + .props =3D ast2700_bank_props, + .llops =3D &aspeed_g7_llops, + .debounce_timers_array =3D g7_debounce_timers, + .debounce_timers_num =3D ARRAY_SIZE(g7_debounce_timers), + .require_dcache =3D false, + }; + static const struct of_device_id aspeed_gpio_of_table[] =3D { { .compatible =3D "aspeed,ast2400-gpio", .data =3D &ast2400_config, }, { .compatible =3D "aspeed,ast2500-gpio", .data =3D &ast2500_config, }, { .compatible =3D "aspeed,ast2600-gpio", .data =3D &ast2600_config, }, + { .compatible =3D "aspeed,ast2700-gpio", .data =3D &ast2700_config, }, {} }; MODULE_DEVICE_TABLE(of, aspeed_gpio_of_table); --=20 2.25.1