From nobody Wed Nov 27 21:37:00 2024 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.11]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9BF551917EC; Mon, 7 Oct 2024 23:16:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.11 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728342978; cv=none; b=aQgsUEZaH0l5xP1GAfqt/72b3SmdOEhVHYbiHDxChoI7hUFtKhHbAYC1gEpBp9m7gm2hvw/t6FwRPLns8u+5rS97nnz3Am3ZJtdyLuZgL+yHeOjY2uzZTqZy5eHp8msp7Bc1YfHfVBU1xucCq1R6BWUWriuMvFIXCHIUh2X8avc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728342978; c=relaxed/simple; bh=mEvzvCXf6Xza6jOx3b/q6LhMdILU5TioeMlGqu/lJ+w=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Rvvfey5isPZrJA1qc1pSzpOxlLYIys0QsOcHnj8put3FC1dYJ3zJLzRYpofnXEzOWmHu9tKsiYOc2SQh0NjYgBVRg2nYyfRtW1QkGZlQFCHBylfolaICOExnyyEYa2XJF0eBTN6fdwK8tWgacX1BP1ZjiYX+asG/G/Xv0jB6XFE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=b/TulIXq; arc=none smtp.client-ip=198.175.65.11 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="b/TulIXq" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1728342977; x=1759878977; h=from:date:subject:mime-version:content-transfer-encoding: message-id:references:in-reply-to:to:cc; bh=mEvzvCXf6Xza6jOx3b/q6LhMdILU5TioeMlGqu/lJ+w=; b=b/TulIXq1+j/5fnxmeY4jkjKRFjxSK4My3vQc1nmNFwyA63bypuvEGVB CqbeYAFfTFwMj1zROpWPeYXu/61OHUrGpLUFxq9Nd7JVW9szEkMLZEoOB WkZi8uzjvTJ1uWzzcqQGK1klyEYFQ2SWvb8HD/DMxCJpxdIz1LXL4podW zAe/n/63/JxxFs6fruV+m1QlVRGepGMzHUzstBxKG81xLd7JKUwn1XYb2 rCCv0Y3gHtfXI1sOIBOibExaJR+bqQqAfojy23N4GkMTvhDUlEBNoxkfw 82Rd/0pP4A6p14z7gZuzQ1IwrvWDkW7shtERS9HNFmhBBUURLCKbLnPhU g==; X-CSE-ConnectionGUID: YpXk0p79SgaBQkM6YvZqUA== X-CSE-MsgGUID: 7Tnsf953RbCpz2mUJsV3Aw== X-IronPort-AV: E=McAfee;i="6700,10204,11218"; a="38078855" X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="38078855" Received: from fmviesa009.fm.intel.com ([10.60.135.149]) by orvoesa103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:16:16 -0700 X-CSE-ConnectionGUID: qXdqmIHpSwKsZGA8D1BkCw== X-CSE-MsgGUID: fBjkVD1tSTGYTU4TuQCUQA== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="75634540" Received: from ldmartin-desk2.corp.intel.com (HELO localhost) ([10.125.110.112]) by fmviesa009-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:16:14 -0700 From: Ira Weiny Date: Mon, 07 Oct 2024 18:16:07 -0500 Subject: [PATCH v4 01/28] test printk: Add very basic struct resource tests Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241007-dcd-type2-upstream-v4-1-c261ee6eeded@intel.com> References: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> In-Reply-To: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> To: Dave Jiang , Fan Ni , Jonathan Cameron , Navneet Singh , Jonathan Corbet , Andrew Morton Cc: Dan Williams , Davidlohr Bueso , Alison Schofield , Vishal Verma , Ira Weiny , linux-btrfs@vger.kernel.org, linux-cxl@vger.kernel.org, linux-doc@vger.kernel.org, nvdimm@lists.linux.dev, linux-kernel@vger.kernel.org, Petr Mladek , Steven Rostedt , Andy Shevchenko , Rasmus Villemoes , Sergey Senozhatsky X-Mailer: b4 0.15-dev-37811 X-Developer-Signature: v=1; a=ed25519-sha256; t=1728342968; l=2032; i=ira.weiny@intel.com; s=20221211; h=from:subject:message-id; bh=mEvzvCXf6Xza6jOx3b/q6LhMdILU5TioeMlGqu/lJ+w=; b=+7p2NcUHW4TM8xK1Eqk4w5yBfrhYTxqcYs3XsZaF/Bq9d/QibzNzizj+3cQ75STcaelDbiCj1 9XgQ45VbwrrDj3l2jXLZu3MfkbkVFjDmP3UpncnWM2lEB1JsKYUDPwa X-Developer-Key: i=ira.weiny@intel.com; a=ed25519; pk=noldbkG+Wp1qXRrrkfY1QJpDf7QsOEthbOT7vm0PqsE= The printk tests for struct resource were stubbed out. struct range printing will leverage the struct resource implementation. To prevent regression add some basic sanity tests for struct resource. To: Petr Mladek To: Steven Rostedt To: Andy Shevchenko To: Rasmus Villemoes To: Sergey Senozhatsky Cc: linux-doc@vger.kernel.org Signed-off-by: Ira Weiny Acked-by: Petr Mladek Reviewed-by: Andy Shevchenko Reviewed-by: Fan Ni Reviewed-by: Jonathan Cameron Tested-by: Fan Ni --- [lkp: ensure phys_addr_t is within limits for all arch's] --- lib/test_printf.c | 44 ++++++++++++++++++++++++++++++++++++++++++++ 1 file changed, 44 insertions(+) diff --git a/lib/test_printf.c b/lib/test_printf.c index 8448b6d02bd9..5afdf5efc627 100644 --- a/lib/test_printf.c +++ b/lib/test_printf.c @@ -386,6 +386,50 @@ kernel_ptr(void) static void __init struct_resource(void) { + struct resource test_resource =3D { + .start =3D 0xc0ffee00, + .end =3D 0xc0ffee00, + .flags =3D IORESOURCE_MEM, + }; + + test("[mem 0xc0ffee00 flags 0x200]", + "%pr", &test_resource); + + test_resource =3D (struct resource) { + .start =3D 0xc0ffee, + .end =3D 0xba5eba11, + .flags =3D IORESOURCE_MEM, + }; + test("[mem 0x00c0ffee-0xba5eba11 flags 0x200]", + "%pr", &test_resource); + + test_resource =3D (struct resource) { + .start =3D 0xba5eba11, + .end =3D 0xc0ffee, + .flags =3D IORESOURCE_MEM, + }; + test("[mem 0xba5eba11-0x00c0ffee flags 0x200]", + "%pr", &test_resource); + + test_resource =3D (struct resource) { + .start =3D 0xba5eba11, + .end =3D 0xba5eca11, + .flags =3D IORESOURCE_MEM, + }; + + test("[mem 0xba5eba11-0xba5eca11 flags 0x200]", + "%pr", &test_resource); + + test_resource =3D (struct resource) { + .start =3D 0xba11, + .end =3D 0xca10, + .flags =3D IORESOURCE_IO | + IORESOURCE_DISABLED | + IORESOURCE_UNSET, + }; + + test("[io size 0x1000 disabled]", + "%pR", &test_resource); } =20 static void __init --=20 2.46.0 From nobody Wed Nov 27 21:37:00 2024 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.11]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 021AB194AF0; Mon, 7 Oct 2024 23:16:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.11 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728342981; cv=none; b=ZCY04ShgErNK/i536RdZN7NtraILDH5ttWvh1K16o5Dv2PYZ4r9uouWnHE/if0Z7FFXe9VERVs8PbcW+s3/abuXheXPRcAHZkvWg+tqIGIEDHXSWQkLnweboxdiQ9OOXNfatGuW/Oqqm1pjk6gIrljAyh15bhZwVXdPeZy5+gPc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728342981; c=relaxed/simple; bh=2azPbNODrjYmNjVNeBlPJpXVLjjSwLlrJnazo0gxtFA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=SKpmWGxH+1pHkimvqvSfKn9sZrGEw+Q1sgBFr1NdxhGKGT11+BtF9gvuQBRCryXJe1vME698JL7EmAYwZIH6fHglh+cDhn4ZKrgV0F4+gAZsNjcMAhJnVBhVplfeXt5mgxqBMX8cwsmlxMX5jpH8u7/m2SRv+T7YNUfi2rRJzFA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=hou60Htl; arc=none smtp.client-ip=198.175.65.11 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="hou60Htl" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1728342980; x=1759878980; h=from:date:subject:mime-version:content-transfer-encoding: message-id:references:in-reply-to:to:cc; bh=2azPbNODrjYmNjVNeBlPJpXVLjjSwLlrJnazo0gxtFA=; b=hou60HtllgELiZuV3dTuif4IBFxHgrpiY7VMYZUgeNjj6swfftCc/HUF 0gucgUC7xqYIJZQH+OtsSIR1bSDlwJqDwiBqPWU7qT2dQfReYISK8zfSv cdru7VGayilRwwY2HpIvskon6DQ/im4mKWAFD+0DyByBb7GH95MXeY3jb qcEfrooriNv390CpHEtJT/Wd+P/M8ArZKgOcTTS2doriqk+xDrf3kHZNm WgnAoUypaazI9OEITYe3hXATkElnUp3dUs2Ub9au9McClYqH4dPYgQ3RV kOSaK/wfKiPaXco2y8+mDula2R0qCSFIltBSBRkUCgiDO1aLk1hXQyQF2 w==; X-CSE-ConnectionGUID: RjwR8Qp5T8mVnkWAaRO0ow== X-CSE-MsgGUID: PU241h6zRLS5IorRkk7cTQ== X-IronPort-AV: E=McAfee;i="6700,10204,11218"; a="38078875" X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="38078875" Received: from fmviesa009.fm.intel.com ([10.60.135.149]) by orvoesa103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:16:20 -0700 X-CSE-ConnectionGUID: zC210RiYReCH8Im+Cn5CAg== X-CSE-MsgGUID: thoQvsXtRTOzupBTbzsjcQ== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="75634559" Received: from ldmartin-desk2.corp.intel.com (HELO localhost) ([10.125.110.112]) by fmviesa009-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:16:17 -0700 From: Ira Weiny Date: Mon, 07 Oct 2024 18:16:08 -0500 Subject: [PATCH v4 02/28] printk: Add print format (%pra) for struct range Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241007-dcd-type2-upstream-v4-2-c261ee6eeded@intel.com> References: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> In-Reply-To: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> To: Dave Jiang , Fan Ni , Jonathan Cameron , Navneet Singh , Jonathan Corbet , Andrew Morton Cc: Dan Williams , Davidlohr Bueso , Alison Schofield , Vishal Verma , Ira Weiny , linux-btrfs@vger.kernel.org, linux-cxl@vger.kernel.org, linux-doc@vger.kernel.org, nvdimm@lists.linux.dev, linux-kernel@vger.kernel.org, Petr Mladek , Steven Rostedt , Andy Shevchenko , Rasmus Villemoes , Sergey Senozhatsky X-Mailer: b4 0.15-dev-37811 X-Developer-Signature: v=1; a=ed25519-sha256; t=1728342968; l=6990; i=ira.weiny@intel.com; s=20221211; h=from:subject:message-id; bh=2azPbNODrjYmNjVNeBlPJpXVLjjSwLlrJnazo0gxtFA=; b=uheFMODMxqI+W1CF3n0CWj08b8LoVoS0YUgv795yVEe+/HX8vHx8arbpZnRo7KUMd4I3wXfR8 VGejBDsPafjD/swzWmrmN1yiDyDAURXR5C4Dt8o18tqrS+znLiDS6bI X-Developer-Key: i=ira.weiny@intel.com; a=ed25519; pk=noldbkG+Wp1qXRrrkfY1QJpDf7QsOEthbOT7vm0PqsE= The use of struct range in the CXL subsystem is growing. In particular, the addition of Dynamic Capacity devices uses struct range in a number of places which are reported in debug and error messages. To wit requiring the printing of the start/end fields in each print became cumbersome. Dan Williams mentions in [1] that it might be time to have a print specifier for struct range similar to struct resource A few alternatives were considered including '%par', '%r', and '%pn'. %pra follows that struct range is similar to struct resource (%p[rR]) but need to be different. Based on discussions with Petr and Andy '%pra' was chosen.[2] Andy also suggested to keep the range prints similar to struct resource though combined code. Add hex_range() to handle printing for both pointer types. To: Petr Mladek To: Steven Rostedt To: Andy Shevchenko To: Rasmus Villemoes To: Sergey Senozhatsky To: Jonathan Corbet (maintainer:DOCUMENTATION) Cc: linux-doc@vger.kernel.org Cc: linux-kernel@vger.kernel.org (open list) Link: https://lore.kernel.org/all/663922b475e50_d54d72945b@dwillia2-xfh.jf.= intel.com.notmuch/ [1] Link: https://lore.kernel.org/all/66cea3bf3332f_f937b29424@iweiny-mobl.notm= uch/ [2] Suggested-by: "Dan Williams" Signed-off-by: Ira Weiny --- Changes: [Andy: create new hex_range() and use it in both range/resource] [Petr/Andy: Use %pra] [Andy: Add test case start > end] [Petr: Update documentation] [Petr: use 'range -'] [Petr: fixup printf_spec specifiers] [Petr: add lib/test_printf test] --- Documentation/core-api/printk-formats.rst | 13 ++++++++ lib/test_printf.c | 26 +++++++++++++++ lib/vsprintf.c | 55 +++++++++++++++++++++++++++= ---- 3 files changed, 88 insertions(+), 6 deletions(-) diff --git a/Documentation/core-api/printk-formats.rst b/Documentation/core= -api/printk-formats.rst index 14e093da3ccd..03b102fc60bb 100644 --- a/Documentation/core-api/printk-formats.rst +++ b/Documentation/core-api/printk-formats.rst @@ -231,6 +231,19 @@ width of the CPU data path. =20 Passed by reference. =20 +Struct Range +------------ + +:: + + %pra [range 0x0000000060000000-0x000000006fffffff] + %pra [range 0x0000000060000000] + +For printing struct range. struct range holds an arbitrary range of u64 +values. If start is equal to end only 1 value is printed. + +Passed by reference. + DMA address types dma_addr_t ---------------------------- =20 diff --git a/lib/test_printf.c b/lib/test_printf.c index 5afdf5efc627..e3e75b6d10a0 100644 --- a/lib/test_printf.c +++ b/lib/test_printf.c @@ -432,6 +432,31 @@ struct_resource(void) "%pR", &test_resource); } =20 +static void __init +struct_range(void) +{ + struct range test_range =3D { + .start =3D 0xc0ffee00ba5eba11, + .end =3D 0xc0ffee00ba5eba11, + }; + + test("[range 0xc0ffee00ba5eba11]", "%pra", &test_range); + + test_range =3D (struct range) { + .start =3D 0xc0ffee, + .end =3D 0xba5eba11, + }; + test("[range 0x0000000000c0ffee-0x00000000ba5eba11]", + "%pra", &test_range); + + test_range =3D (struct range) { + .start =3D 0xba5eba11, + .end =3D 0xc0ffee, + }; + test("[range 0x00000000ba5eba11-0x0000000000c0ffee]", + "%pra", &test_range); +} + static void __init addr(void) { @@ -807,6 +832,7 @@ test_pointer(void) symbol_ptr(); kernel_ptr(); struct_resource(); + struct_range(); addr(); escaped_str(); hex_string(); diff --git a/lib/vsprintf.c b/lib/vsprintf.c index 09f022ba1c05..f8f5ed8f4d39 100644 --- a/lib/vsprintf.c +++ b/lib/vsprintf.c @@ -1039,6 +1039,19 @@ static const struct printf_spec default_dec04_spec = =3D { .flags =3D ZEROPAD, }; =20 +static noinline_for_stack +char *hex_range(char *buf, char *end, u64 start_val, u64 end_val, + struct printf_spec spec) +{ + buf =3D number(buf, end, start_val, spec); + if (start_val !=3D end_val) { + if (buf < end) + *buf++ =3D '-'; + buf =3D number(buf, end, end_val, spec); + } + return buf; +} + static noinline_for_stack char *resource_string(char *buf, char *end, struct resource *res, struct printf_spec spec, const char *fmt) @@ -1115,11 +1128,7 @@ char *resource_string(char *buf, char *end, struct r= esource *res, p =3D string_nocheck(p, pend, "size ", str_spec); p =3D number(p, pend, resource_size(res), *specp); } else { - p =3D number(p, pend, res->start, *specp); - if (res->start !=3D res->end) { - *p++ =3D '-'; - p =3D number(p, pend, res->end, *specp); - } + p =3D hex_range(p, pend, res->start, res->end, *specp); } if (decode) { if (res->flags & IORESOURCE_MEM_64) @@ -1140,6 +1149,34 @@ char *resource_string(char *buf, char *end, struct r= esource *res, return string_nocheck(buf, end, sym, spec); } =20 +static noinline_for_stack +char *range_string(char *buf, char *end, const struct range *range, + struct printf_spec spec, const char *fmt) +{ +#define RANGE_DECODED_BUF_SIZE ((2 * sizeof(struct range)) + 4) +#define RANGE_PRINT_BUF_SIZE sizeof("[range -]") + char sym[RANGE_DECODED_BUF_SIZE + RANGE_PRINT_BUF_SIZE]; + char *p =3D sym, *pend =3D sym + sizeof(sym); + + struct printf_spec range_spec =3D { + .field_width =3D 2 + 2 * sizeof(range->start), /* 0x + 2 * 8 */ + .flags =3D SPECIAL | SMALL | ZEROPAD, + .base =3D 16, + .precision =3D -1, + }; + + if (check_pointer(&buf, end, range, spec)) + return buf; + + *p++ =3D '['; + p =3D string_nocheck(p, pend, "range ", default_str_spec); + p =3D hex_range(p, pend, range->start, range->end, range_spec); + *p++ =3D ']'; + *p =3D '\0'; + + return string_nocheck(buf, end, sym, spec); +} + static noinline_for_stack char *hex_string(char *buf, char *end, u8 *addr, struct printf_spec spec, const char *fmt) @@ -2277,6 +2314,7 @@ char *rust_fmt_argument(char *buf, char *end, void *p= tr); * - 'Bb' as above with module build ID (for use in backtraces) * - 'R' For decoded struct resource, e.g., [mem 0x0-0x1f 64bit pref] * - 'r' For raw struct resource, e.g., [mem 0x0-0x1f flags 0x201] + * - 'ra' struct ranges [range 0x00 - 0xff] * - 'b[l]' For a bitmap, the number of bits is determined by the field * width which must be explicitly specified either as part of the * format string '%32b[l]' or through '%*b[l]', [l] selects @@ -2399,8 +2437,13 @@ char *pointer(const char *fmt, char *buf, char *end,= void *ptr, fallthrough; case 'B': return symbol_string(buf, end, ptr, spec, fmt); - case 'R': case 'r': + switch (fmt[1]) { + case 'a': + return range_string(buf, end, ptr, spec, fmt); + } + fallthrough; + case 'R': return resource_string(buf, end, ptr, spec, fmt); case 'h': return hex_string(buf, end, ptr, spec, fmt); --=20 2.46.0 From nobody Wed Nov 27 21:37:00 2024 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.11]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 273801BFE18; Mon, 7 Oct 2024 23:16:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.11 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728342984; cv=none; b=pxiPha5V/GHHsurLDc05HO8XaagFlclbOY69qdRrmCSoL1f7ufqQOeJ5tmZoHk5wzq8z8HGs65J2NMo9dyhNGh8cEhXOo0G6SkRaqN/4srrk4NOVJ242nJdSD5Ha0753z/5+MkgCsD48zQ5G7T0C0BjwgwCjGmBh1ECyUT7z2t8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728342984; c=relaxed/simple; bh=xKwxMnn7zPMYaMgu3lh8wgm8BtmFwz0lKdAy/W2nB5g=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ninL4zMSHRuQBMLM9mlredP+/PykE42FZQ5glGVhBqi3duiq6DZtVMNCyP/M2XSO+nY87to5RB9p1JG0pKWwAyW6hVvWI5cEPbx0PMFpTU7Wa8kKvxdjpdsTosBM3OufdAJ7HF3uBI3qfT03saa4LNQ9b8Bv2yxGgCKKHYEcs8A= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=IhtPOX8m; arc=none smtp.client-ip=198.175.65.11 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="IhtPOX8m" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1728342983; x=1759878983; h=from:date:subject:mime-version:content-transfer-encoding: message-id:references:in-reply-to:to:cc; bh=xKwxMnn7zPMYaMgu3lh8wgm8BtmFwz0lKdAy/W2nB5g=; b=IhtPOX8mE3gQ7CD0kV8AW2Aj0JSIkjNSHSW/hTT06CHkQ2j4QE7ZUR5r SMtscLXNXrYk60pVtvONaceKXrDZyHXrs48dXJ6p0TtyG84sfrkLOmL5N AH4UfNRmSe7WPpbpQEWp0Jc4iMAA2OjfvLSbUEbgVZv55hLWuWJg2dJet Lb5GVIRVyJcN5F9xvFkNul2PQaZfS6gA7SPkbiSUDiENWCPleosvaAwaE Cy2rdFHiswqqZinE2POqglJXEoGRMiUzhSD8GhyjmMSr3W3P3hMUeBwBr ySo99WADWe8IXBaqZfI0a5FS04XhPFD5xrO8R4fth/nzx0opw1zuMSa1G A==; X-CSE-ConnectionGUID: vxSoPZ0bSgySLi7SanX/Ag== X-CSE-MsgGUID: aEy2w4tEQZq7rKXzazCJ5Q== X-IronPort-AV: E=McAfee;i="6700,10204,11218"; a="38078887" X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="38078887" Received: from fmviesa009.fm.intel.com ([10.60.135.149]) by orvoesa103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:16:23 -0700 X-CSE-ConnectionGUID: PZsAkQO2Qc+ZTi/RjK1Sdg== X-CSE-MsgGUID: voVZvvsLRGWD//ne2Q9Y0Q== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="75634572" Received: from ldmartin-desk2.corp.intel.com (HELO localhost) ([10.125.110.112]) by fmviesa009-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:16:20 -0700 From: Ira Weiny Date: Mon, 07 Oct 2024 18:16:09 -0500 Subject: [PATCH v4 03/28] cxl/cdat: Use %pra for dpa range outputs Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241007-dcd-type2-upstream-v4-3-c261ee6eeded@intel.com> References: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> In-Reply-To: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> To: Dave Jiang , Fan Ni , Jonathan Cameron , Navneet Singh , Jonathan Corbet , Andrew Morton Cc: Dan Williams , Davidlohr Bueso , Alison Schofield , Vishal Verma , Ira Weiny , linux-btrfs@vger.kernel.org, linux-cxl@vger.kernel.org, linux-doc@vger.kernel.org, nvdimm@lists.linux.dev, linux-kernel@vger.kernel.org, Petr Mladek , Steven Rostedt , Andy Shevchenko , Rasmus Villemoes , Sergey Senozhatsky X-Mailer: b4 0.15-dev-37811 X-Developer-Signature: v=1; a=ed25519-sha256; t=1728342968; l=1802; i=ira.weiny@intel.com; s=20221211; h=from:subject:message-id; bh=xKwxMnn7zPMYaMgu3lh8wgm8BtmFwz0lKdAy/W2nB5g=; b=uStKn2bXJUPwz+TjjqwS3eFb9+g7YZh1JqkpPq06GqCXVJ2hNlCQiIN626PqSqYJ6NLCixI+K co37C7GxLGnBTR3niZ2B7U4Cugk98+EtfBb+rERlcXhoC6uwSV8ArYS X-Developer-Key: i=ira.weiny@intel.com; a=ed25519; pk=noldbkG+Wp1qXRrrkfY1QJpDf7QsOEthbOT7vm0PqsE= Now that there is a printk specifier for struct range use it in debug output of CDAT data. To: Petr Mladek To: Steven Rostedt To: Andy Shevchenko To: Rasmus Villemoes To: Sergey Senozhatsky To: Jonathan Corbet (maintainer:DOCUMENTATION) Cc: linux-doc@vger.kernel.org Cc: linux-kernel@vger.kernel.org (open list) Signed-off-by: Ira Weiny Reviewed-by: Fan Ni Reviewed-by: Jonathan Cameron --- drivers/cxl/core/cdat.c | 8 ++++---- 1 file changed, 4 insertions(+), 4 deletions(-) diff --git a/drivers/cxl/core/cdat.c b/drivers/cxl/core/cdat.c index ef1621d40f05..438869df241a 100644 --- a/drivers/cxl/core/cdat.c +++ b/drivers/cxl/core/cdat.c @@ -247,8 +247,8 @@ static void update_perf_entry(struct device *dev, struc= t dsmas_entry *dent, dpa_perf->dpa_range =3D dent->dpa_range; dpa_perf->qos_class =3D dent->qos_class; dev_dbg(dev, - "DSMAS: dpa: %#llx qos: %d read_bw: %d write_bw %d read_lat: %d write_la= t: %d\n", - dent->dpa_range.start, dpa_perf->qos_class, + "DSMAS: dpa: %pra qos: %d read_bw: %d write_bw %d read_lat: %d write_lat= : %d\n", + &dent->dpa_range, dpa_perf->qos_class, dent->coord[ACCESS_COORDINATE_CPU].read_bandwidth, dent->coord[ACCESS_COORDINATE_CPU].write_bandwidth, dent->coord[ACCESS_COORDINATE_CPU].read_latency, @@ -279,8 +279,8 @@ static void cxl_memdev_set_qos_class(struct cxl_dev_sta= te *cxlds, range_contains(&pmem_range, &dent->dpa_range)) update_perf_entry(dev, dent, &mds->pmem_perf); else - dev_dbg(dev, "no partition for dsmas dpa: %#llx\n", - dent->dpa_range.start); + dev_dbg(dev, "no partition for dsmas dpa: %pra\n", + &dent->dpa_range); } } =20 --=20 2.46.0 From nobody Wed Nov 27 21:37:00 2024 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.11]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4D4D3194AF0; Mon, 7 Oct 2024 23:16:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.11 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728342987; cv=none; b=l3xfwIN6sCDN9gHQ6plN3bj9ICl5l8XBNpoSpvD59ULfyeolJCmDnMEFzlOQRnwzdAFLwMzfThXIIBlvE3gQt5wh/S3hYSWRB2pDkQBkCwTLsJ/lcKj12/W71dAMPLWok31kY+eJ5oK+n8qd9pc/qUbskA3eng9m/pP16kWZjzU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728342987; c=relaxed/simple; bh=07I2KD7+kzZQpza3GP7lcZeYEOxq4Zpa5vfjWi10te4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=EQPI1a/zNkiFSvhJJ+pY+0VNbpO+ckr2/BhNr0o7tUO4lT/2o6GVXSiV7ai8MHbqraI2BvHvCOAh3uEFJkR8KKg9Z1nmsfctRqeKNo53Jw0KI09lf/C15BnNnM80nQLjsgQP23pFXUmfClUp5/pPhnjeEjRJXhhunIp1yeEef78= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=ldkYs+jU; arc=none smtp.client-ip=198.175.65.11 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="ldkYs+jU" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1728342987; x=1759878987; h=from:date:subject:mime-version:content-transfer-encoding: message-id:references:in-reply-to:to:cc; bh=07I2KD7+kzZQpza3GP7lcZeYEOxq4Zpa5vfjWi10te4=; b=ldkYs+jUtX/YRImcpec7z/N3E5yhO37XEE3jxanwF5Q6dBv3ZTi2RI+f l+mk6VygcrBeYTfH3ZjThk+1LYFRn84UiPkRMaU1gS1/CTolBsD9oG72t 9bjx2mkrBZ1qu4Dkv91r2gRb59E8gjoSU8XS7XBTzq8mwTIqYr8FuosQk s8OuEiXrxuQ+o3gEt23Pyn6cM6+wikDoH1O421gjAktuhQokAwIgkFRnh gVxELk7PeZ1s5BRmzIWsj2PbXu+sgW7qQrFy2P65tE9qzWtPlOYBgJVIN I9fhE3fG4DMkwSZ4BlAIbCnrrAHIQHSQRefTlje1G4x93Lb5hzI4HdhC/ A==; X-CSE-ConnectionGUID: oYfxKezhQo2ZN8D2HCm4xg== X-CSE-MsgGUID: wI1puzozS0q0t1Jrpks2cA== X-IronPort-AV: E=McAfee;i="6700,10204,11218"; a="38078896" X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="38078896" Received: from fmviesa009.fm.intel.com ([10.60.135.149]) by orvoesa103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:16:26 -0700 X-CSE-ConnectionGUID: YQ4dGJlOQv2wgdd2OGtsHA== X-CSE-MsgGUID: PhYByG35REKP6WUALPHotQ== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="75634575" Received: from ldmartin-desk2.corp.intel.com (HELO localhost) ([10.125.110.112]) by fmviesa009-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:16:23 -0700 From: Ira Weiny Date: Mon, 07 Oct 2024 18:16:10 -0500 Subject: [PATCH v4 04/28] range: Add range_overlaps() Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241007-dcd-type2-upstream-v4-4-c261ee6eeded@intel.com> References: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> In-Reply-To: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> To: Dave Jiang , Fan Ni , Jonathan Cameron , Navneet Singh , Jonathan Corbet , Andrew Morton Cc: Dan Williams , Davidlohr Bueso , Alison Schofield , Vishal Verma , Ira Weiny , linux-btrfs@vger.kernel.org, linux-cxl@vger.kernel.org, linux-doc@vger.kernel.org, nvdimm@lists.linux.dev, linux-kernel@vger.kernel.org, Chris Mason , Josef Bacik , David Sterba , Johannes Thumshirn X-Mailer: b4 0.15-dev-37811 X-Developer-Signature: v=1; a=ed25519-sha256; t=1728342968; l=3425; i=ira.weiny@intel.com; s=20221211; h=from:subject:message-id; bh=07I2KD7+kzZQpza3GP7lcZeYEOxq4Zpa5vfjWi10te4=; b=Gx+w5m+4Pi2Qt9xyC75hqePjeE7TVGvSP6kNXikpkuW4sazXEwKwoe1YMvyCGZD4658eEXSkj H4LIyLC0BvDCsRmjv4k4PJKh5n7mYKNkQqS4RLepdMD7TSHk6HnPOlX X-Developer-Key: i=ira.weiny@intel.com; a=ed25519; pk=noldbkG+Wp1qXRrrkfY1QJpDf7QsOEthbOT7vm0PqsE= Code to support CXL Dynamic Capacity devices will have extent ranges which need to be compared for intersection not a subset as is being checked in range_contains(). range_overlaps() is defined in btrfs with a different meaning from what is required in the standard range code. Dan Williams pointed this out in [1]. Adjust the btrfs call according to his suggestion there. Then add a generic range_overlaps(). Cc: Dan Williams Cc: Chris Mason Cc: Josef Bacik Cc: David Sterba Cc: linux-btrfs@vger.kernel.org Acked-by: David Sterba Reviewed-by: Davidlohr Bueso Reviewed-by: Johannes Thumshirn Reviewed-by: Fan Ni Reviewed-by: Dave Jiang Reviewed-by: Jonathan Cameron Signed-off-by: Ira Weiny [1] https://lore.kernel.org/all/65949f79ef908_8dc68294f2@dwillia2-xfh.jf.in= tel.com.notmuch/ --- fs/btrfs/ordered-data.c | 10 +++++----- include/linux/range.h | 7 +++++++ 2 files changed, 12 insertions(+), 5 deletions(-) diff --git a/fs/btrfs/ordered-data.c b/fs/btrfs/ordered-data.c index 2104d60c2161..744c3375ee6a 100644 --- a/fs/btrfs/ordered-data.c +++ b/fs/btrfs/ordered-data.c @@ -111,8 +111,8 @@ static struct rb_node *__tree_search(struct rb_root *ro= ot, u64 file_offset, return NULL; } =20 -static int range_overlaps(struct btrfs_ordered_extent *entry, u64 file_off= set, - u64 len) +static int btrfs_range_overlaps(struct btrfs_ordered_extent *entry, u64 fi= le_offset, + u64 len) { if (file_offset + len <=3D entry->file_offset || entry->file_offset + entry->num_bytes <=3D file_offset) @@ -985,7 +985,7 @@ struct btrfs_ordered_extent *btrfs_lookup_ordered_range( =20 while (1) { entry =3D rb_entry(node, struct btrfs_ordered_extent, rb_node); - if (range_overlaps(entry, file_offset, len)) + if (btrfs_range_overlaps(entry, file_offset, len)) break; =20 if (entry->file_offset >=3D file_offset + len) { @@ -1114,12 +1114,12 @@ struct btrfs_ordered_extent *btrfs_lookup_first_ord= ered_range( } if (prev) { entry =3D rb_entry(prev, struct btrfs_ordered_extent, rb_node); - if (range_overlaps(entry, file_offset, len)) + if (btrfs_range_overlaps(entry, file_offset, len)) goto out; } if (next) { entry =3D rb_entry(next, struct btrfs_ordered_extent, rb_node); - if (range_overlaps(entry, file_offset, len)) + if (btrfs_range_overlaps(entry, file_offset, len)) goto out; } /* No ordered extent in the range */ diff --git a/include/linux/range.h b/include/linux/range.h index 6ad0b73cb7ad..9a46f3212965 100644 --- a/include/linux/range.h +++ b/include/linux/range.h @@ -13,11 +13,18 @@ static inline u64 range_len(const struct range *range) return range->end - range->start + 1; } =20 +/* True if r1 completely contains r2 */ static inline bool range_contains(struct range *r1, struct range *r2) { return r1->start <=3D r2->start && r1->end >=3D r2->end; } =20 +/* True if any part of r1 overlaps r2 */ +static inline bool range_overlaps(struct range *r1, struct range *r2) +{ + return r1->start <=3D r2->end && r1->end >=3D r2->start; +} + int add_range(struct range *range, int az, int nr_range, u64 start, u64 end); =20 --=20 2.46.0 From nobody Wed Nov 27 21:37:00 2024 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.11]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 21E4B1C6F41; Mon, 7 Oct 2024 23:16:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.11 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728342990; cv=none; b=RPje1SPFwejiO222IUsz/FhP+Hgh9yFLfzVXYftTyeG4HKumW9/xsD8LWGE2T0HjR2hwmAv5gUAIJdeldCUKUMl98U7gBsRa4pV3zxNeAEew+A2V6/EcXyf2xxtRvlxVbFzgHyad69XWunzVXPW+Iq/+yAmIMVemBU/QfWvN6wI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728342990; c=relaxed/simple; bh=hWsDUBefFdkosrQznD7jEStCUK3gPSVKUIHxPmvCS38=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ZS3i8tUp91n/fZ7iG6Wbv4OJUS3+yk71sMIGCh7lE5fNip3nQKUiqDjVcVL8csi+Ptyq0AWRi4LIO4A56mhZxdZR3GU9uoHEfOvduQ5kBIXxNp1SDrrPyMLc7Q1wMEeKZs7lC4hDcRzoy5MJEEUjxvrH6HmxVJkLKNURlUgUSB8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=IbKtm8sR; arc=none smtp.client-ip=198.175.65.11 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="IbKtm8sR" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1728342989; x=1759878989; h=from:date:subject:mime-version:content-transfer-encoding: message-id:references:in-reply-to:to:cc; bh=hWsDUBefFdkosrQznD7jEStCUK3gPSVKUIHxPmvCS38=; b=IbKtm8sRjE9L+ZH9v5QpZhK7FcXkDr0xhERWN5tTuX1v0+kUkjm0oteW 0AjIU3QA8qW+zMlmo3pYm1Asc9mKCTwlqw6jR5C9qS2zo1vVMC9DnSg75 4bcYVJhW1G4s97KHx5o0/hGnDLipjhIu5kVXU44MgS4pxmCPKnYnAJa8N XiUe5IAIXhgIyBcTQGhxrp9aWf/RqWbIc/zrhUJXnBIcaNM/aE+Aoyrlq 4XhaW8fb08D3UZXe82aGEyL/NvtoCPh+zZw/tj5ZLkIsuNNIHcahjmd+D w79FETtwaKfURbzaVavPqUQDqFQsmDN6lqeeovLooh/GvlPXoG1Hzctsf w==; X-CSE-ConnectionGUID: MUvYqB+SRA6HJbZQIBOJCA== X-CSE-MsgGUID: uyhHSBa9Thi7NSgrdMhfDA== X-IronPort-AV: E=McAfee;i="6700,10204,11218"; a="38078907" X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="38078907" Received: from fmviesa009.fm.intel.com ([10.60.135.149]) by orvoesa103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:16:29 -0700 X-CSE-ConnectionGUID: QrAHQopkSXK2GAbw2Wd16A== X-CSE-MsgGUID: vAn1qCbkRxar+1CmAMdhtg== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="75634578" Received: from ldmartin-desk2.corp.intel.com (HELO localhost) ([10.125.110.112]) by fmviesa009-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:16:27 -0700 From: Ira Weiny Date: Mon, 07 Oct 2024 18:16:11 -0500 Subject: [PATCH v4 05/28] dax: Document dax dev range tuple Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241007-dcd-type2-upstream-v4-5-c261ee6eeded@intel.com> References: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> In-Reply-To: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> To: Dave Jiang , Fan Ni , Jonathan Cameron , Navneet Singh , Jonathan Corbet , Andrew Morton Cc: Dan Williams , Davidlohr Bueso , Alison Schofield , Vishal Verma , Ira Weiny , linux-btrfs@vger.kernel.org, linux-cxl@vger.kernel.org, linux-doc@vger.kernel.org, nvdimm@lists.linux.dev, linux-kernel@vger.kernel.org X-Mailer: b4 0.15-dev-37811 X-Developer-Signature: v=1; a=ed25519-sha256; t=1728342968; l=1068; i=ira.weiny@intel.com; s=20221211; h=from:subject:message-id; bh=hWsDUBefFdkosrQznD7jEStCUK3gPSVKUIHxPmvCS38=; b=aUWLYYdqOIA3Rmp8nv+lOT+fip1UXd4gYU0eKLJgsYhRakMtaG+Vs36bWmi+I3ux237Urq3c8 ODinuwDLZ9VBxr22exVqzeweZhN3KQslU35xMrjPEKMT9Y1/TvtnjUc X-Developer-Key: i=ira.weiny@intel.com; a=ed25519; pk=noldbkG+Wp1qXRrrkfY1QJpDf7QsOEthbOT7vm0PqsE= The device DAX structure is being enhanced to track additional DCD information. The current range tuple was not fully documented. Document it prior to adding information for DC. Suggested-by: Jonathan Cameron Signed-off-by: Ira Weiny --- Changes: [iweiny: move to start of series] --- drivers/dax/dax-private.h | 5 ++++- 1 file changed, 4 insertions(+), 1 deletion(-) diff --git a/drivers/dax/dax-private.h b/drivers/dax/dax-private.h index 446617b73aea..ccde98c3d4e2 100644 --- a/drivers/dax/dax-private.h +++ b/drivers/dax/dax-private.h @@ -58,7 +58,10 @@ struct dax_mapping { * @dev - device core * @pgmap - pgmap for memmap setup / lifetime (driver owned) * @nr_range: size of @ranges - * @ranges: resource-span + pgoff tuples for the instance + * @ranges: range tuples of memory used + * @pgoff: page offset + * @range: resource-span + * @mapping: device to assist in interrogating the range layout */ struct dev_dax { struct dax_region *region; --=20 2.46.0 From nobody Wed Nov 27 21:37:00 2024 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.11]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 09DBE1CF2AD; Mon, 7 Oct 2024 23:16:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.11 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728342993; cv=none; b=o2PXt7YNMBeZMQdFU0W6+e5ESEpOZA2//wozUT1beRqLbsED7VdGCnpS7adZcUQhI+x3oWd9u2dBfvQ2QcwetWEIM9VjjegVtX7fSmNq9Qcxn0gHD7T+pO1Lxw18XLaBFHS1uwEpbh2d9+2A+Xe3L2GYbZ5q4eu+A0F8nmss83g= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728342993; c=relaxed/simple; bh=385I7+Y0VzN5L43OObnKX7IOjsMcQVkhxQQqH4ktdoI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=NSk6FIcUGyWb2FcVTfWB8PQWJfRZOKGW/XvCbvMBVdRgcgSyJJ/SChjON2ikvhDuNXxRWzraYzN6YUpTvb6+42NE9iq/e6CAl9/qxBB4JYy19gkY1L5zOaVwmyxzMqJ3dVN6H0KqEwyMz1Wrh5SUNLFGncidQPF+hOTbRRPpzNQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=TPs2WPLk; arc=none smtp.client-ip=198.175.65.11 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="TPs2WPLk" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1728342992; x=1759878992; h=from:date:subject:mime-version:content-transfer-encoding: message-id:references:in-reply-to:to:cc; bh=385I7+Y0VzN5L43OObnKX7IOjsMcQVkhxQQqH4ktdoI=; b=TPs2WPLklpHIEBR9nplifen1+OFuNH4zVlVVCrio1gM6lzv7/3svg1hG IzIZAg9l6+0CUg5KDBMdm4rhOCXyt4RguyzdRpadxPr8fMeyKnwrnIN2U 4GN+lCHYkPZlL014HvzR/Ce52t2U/eUw+yJpykQ6Lk6DEbzjn0qBF9lRD PUGnenjWh1GCg4CnDY4y2EEYiFKFNJUih379yB0jrBvpmGB3njTo5VENd J/Gnz1/5QX3eu3ASpkUFhIdbqA0qTM6n4JG4rikTlF5z1Tsvgtnuj+yET Qw4pHhqjaA7P/cp6mS6kVFQHK9HsdqiF3rjCK6um3xuMmAtIGx2776i90 g==; X-CSE-ConnectionGUID: jgojzz1/S+axNqA3NzTp9w== X-CSE-MsgGUID: qqKOOv5sSgmfUHZoEB5YFA== X-IronPort-AV: E=McAfee;i="6700,10204,11218"; a="38078914" X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="38078914" Received: from fmviesa009.fm.intel.com ([10.60.135.149]) by orvoesa103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:16:32 -0700 X-CSE-ConnectionGUID: 4E4Jgdy8QNC19vrb+futNQ== X-CSE-MsgGUID: ldgdRJATQcSC01R7RogHVQ== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="75634582" Received: from ldmartin-desk2.corp.intel.com (HELO localhost) ([10.125.110.112]) by fmviesa009-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:16:30 -0700 From: Ira Weiny Date: Mon, 07 Oct 2024 18:16:12 -0500 Subject: [PATCH v4 06/28] cxl/pci: Delay event buffer allocation Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241007-dcd-type2-upstream-v4-6-c261ee6eeded@intel.com> References: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> In-Reply-To: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> To: Dave Jiang , Fan Ni , Jonathan Cameron , Navneet Singh , Jonathan Corbet , Andrew Morton Cc: Dan Williams , Davidlohr Bueso , Alison Schofield , Vishal Verma , Ira Weiny , linux-btrfs@vger.kernel.org, linux-cxl@vger.kernel.org, linux-doc@vger.kernel.org, nvdimm@lists.linux.dev, linux-kernel@vger.kernel.org X-Mailer: b4 0.15-dev-37811 X-Developer-Signature: v=1; a=ed25519-sha256; t=1728342968; l=1342; i=ira.weiny@intel.com; s=20221211; h=from:subject:message-id; bh=385I7+Y0VzN5L43OObnKX7IOjsMcQVkhxQQqH4ktdoI=; b=CN+pHNJ4yuXddnutJgvb6PuhUXw8rcAL6YbMbS1paDl/r3xIwGUXEdsCb/hVXN59XpqvF7tvE aBN7tWFRFXyCIZT7Hfken8/clWbmLTmV4Wv0JV5ZfGMlDa/rCK5Iz8z X-Developer-Key: i=ira.weiny@intel.com; a=ed25519; pk=noldbkG+Wp1qXRrrkfY1QJpDf7QsOEthbOT7vm0PqsE= The event buffer does not need to be allocated if something has failed in setting up event irq's. In prep for adjusting event configuration for DCD events move the buffer allocation to the end of the event configuration. Reviewed-by: Davidlohr Bueso Reviewed-by: Dave Jiang Reviewed-by: Jonathan Cameron Signed-off-by: Ira Weiny Reviewed-by: Fan Ni --- Changes: [iweiny: keep tags for early simple patch] [Davidlohr, Jonathan, djiang: move to beginning of series] [Dave feel free to pick this up if you like] --- drivers/cxl/pci.c | 8 ++++---- 1 file changed, 4 insertions(+), 4 deletions(-) diff --git a/drivers/cxl/pci.c b/drivers/cxl/pci.c index 37164174b5fb..0ccd6fd98b9d 100644 --- a/drivers/cxl/pci.c +++ b/drivers/cxl/pci.c @@ -764,10 +764,6 @@ static int cxl_event_config(struct pci_host_bridge *ho= st_bridge, return 0; } =20 - rc =3D cxl_mem_alloc_event_buf(mds); - if (rc) - return rc; - rc =3D cxl_event_get_int_policy(mds, &policy); if (rc) return rc; @@ -781,6 +777,10 @@ static int cxl_event_config(struct pci_host_bridge *ho= st_bridge, return -EBUSY; } =20 + rc =3D cxl_mem_alloc_event_buf(mds); + if (rc) + return rc; + rc =3D cxl_event_irqsetup(mds); if (rc) return rc; --=20 2.46.0 From nobody Wed Nov 27 21:37:00 2024 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.11]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 67F991D0BBB; Mon, 7 Oct 2024 23:16:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.11 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728342997; cv=none; b=rrN7yXIBIFYIrSsMN/bFoPjt1hFqh+CXTQ5J1osXny/sZ2BbJL5s8Xd8eT5i3Ved8a/1X/XD+k30sfVVNKI3D7iv560P6JISXhBvbFkfKfxKBC6cgazdvjncNbFghtE0F5trk2+tIslvJPRlaY9pWx/j0DppmTt1P+8xftOBxYE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728342997; c=relaxed/simple; bh=6OKBBIVlhFC+VlGy08SpL/Q1W/zTSrFgZ3BHofwRgrw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ODx1BgI6xteiDjVt8+LSjWan3UhItKmueZkgN+DTByKoHTIfIDUT9PUuXZZ1TSOigCvtwSTqoeOiMu7cdPAqxwGBpfUouSUAP2EjujvMxcw5QXH6jVQ+gHMyeoSc2OVZGhVOJHZe+hb2iHIOwAfqktcOgBBELW3A1yWbPYW665w= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=AE38x1bL; arc=none smtp.client-ip=198.175.65.11 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="AE38x1bL" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1728342996; x=1759878996; h=from:date:subject:mime-version:content-transfer-encoding: message-id:references:in-reply-to:to:cc; bh=6OKBBIVlhFC+VlGy08SpL/Q1W/zTSrFgZ3BHofwRgrw=; b=AE38x1bLJ1PyGSo/4rkwj9TeS/0bAoF10fn84Nl/A88UwP7JuUnwOeC1 F1fEerzUMZaaX9jrdKHO0Du2Tp6xbEtyAvmunN/GzhHuUMcS4SpJT67xE prFq88nWmFwPtkUCX0KvUmSwDabohoxInkG/lH9m0bsPuKsmkDywau2fP w0jzkHmhkZ6tomoAtsTa4mxjnHK5NKLDjIaHFyWAA+JraAwTb53J/xr94 DSZzuWES7j6ioG6dmIiZnSPCvEbVit45V8LOIVch2g7giuliv/6iNDvrk iAnEGQlVe03LOu7sRkDP0ioWNKGGtny81DITDqMy5PS0Ce7nH1OvpcDxa w==; X-CSE-ConnectionGUID: oCA0+sRqTmukDRRO5mroYQ== X-CSE-MsgGUID: uQD9vz4pTwuCR3OvjLs/0A== X-IronPort-AV: E=McAfee;i="6700,10204,11218"; a="38078923" X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="38078923" Received: from fmviesa009.fm.intel.com ([10.60.135.149]) by orvoesa103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:16:35 -0700 X-CSE-ConnectionGUID: I/nwYDB2Q1W+wXgf/3IqWg== X-CSE-MsgGUID: UO2XJyYQT9ivGv1NXhZ8ug== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="75634588" Received: from ldmartin-desk2.corp.intel.com (HELO localhost) ([10.125.110.112]) by fmviesa009-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:16:32 -0700 From: ira.weiny@intel.com Date: Mon, 07 Oct 2024 18:16:13 -0500 Subject: [PATCH v4 07/28] cxl/mbox: Flag support for Dynamic Capacity Devices (DCD) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241007-dcd-type2-upstream-v4-7-c261ee6eeded@intel.com> References: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> In-Reply-To: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> To: Dave Jiang , Fan Ni , Jonathan Cameron , Navneet Singh , Jonathan Corbet , Andrew Morton Cc: Dan Williams , Davidlohr Bueso , Alison Schofield , Vishal Verma , Ira Weiny , linux-btrfs@vger.kernel.org, linux-cxl@vger.kernel.org, linux-doc@vger.kernel.org, nvdimm@lists.linux.dev, linux-kernel@vger.kernel.org X-Mailer: b4 0.15-dev-37811 X-Developer-Signature: v=1; a=ed25519-sha256; t=1728342968; l=4085; i=ira.weiny@intel.com; s=20221211; h=from:subject:message-id; bh=vSWc9EamGd3FpMqialOthne1jsgvSOwpY4lexBoHJkc=; b=TaPxE4dbNm2WIyg6alzOvzFo+eaB+uv3tzZJsM7VUSYSfkHJdGYKJ5X/+DFFFRQQhLVaeHTVA F8VESETEqsEC74n+fPSktuARnVExkzqhs3SOtGFnitmwNoLuy6tpG+8 X-Developer-Key: i=ira.weiny@intel.com; a=ed25519; pk=noldbkG+Wp1qXRrrkfY1QJpDf7QsOEthbOT7vm0PqsE= From: Navneet Singh Per the CXL 3.1 specification software must check the Command Effects Log (CEL) for dynamic capacity command support. Detect support for the DCD commands while reading the CEL, including: Get DC Config Get DC Extent List Add DC Response Release DC Signed-off-by: Navneet Singh Reviewed-by: Jonathan Cameron Reviewed-by: Fan Ni Reviewed-by: Dave Jiang Reviewed-by: Davidlohr Bueso Co-developed-by: Ira Weiny Signed-off-by: Ira Weiny --- Changes: [iweiny: Keep tags for this early simple patch] [Davidlohr: update commit message] [djiang: Fix misalignment] --- drivers/cxl/core/mbox.c | 33 +++++++++++++++++++++++++++++++++ drivers/cxl/cxlmem.h | 15 +++++++++++++++ 2 files changed, 48 insertions(+) diff --git a/drivers/cxl/core/mbox.c b/drivers/cxl/core/mbox.c index 946f8e44455f..8bd5bf1a746d 100644 --- a/drivers/cxl/core/mbox.c +++ b/drivers/cxl/core/mbox.c @@ -164,6 +164,34 @@ static void cxl_set_security_cmd_enabled(struct cxl_se= curity_state *security, } } =20 +static bool cxl_is_dcd_command(u16 opcode) +{ +#define CXL_MBOX_OP_DCD_CMDS 0x48 + + return (opcode >> 8) =3D=3D CXL_MBOX_OP_DCD_CMDS; +} + +static void cxl_set_dcd_cmd_enabled(struct cxl_memdev_state *mds, + u16 opcode) +{ + switch (opcode) { + case CXL_MBOX_OP_GET_DC_CONFIG: + set_bit(CXL_DCD_ENABLED_GET_CONFIG, mds->dcd_cmds); + break; + case CXL_MBOX_OP_GET_DC_EXTENT_LIST: + set_bit(CXL_DCD_ENABLED_GET_EXTENT_LIST, mds->dcd_cmds); + break; + case CXL_MBOX_OP_ADD_DC_RESPONSE: + set_bit(CXL_DCD_ENABLED_ADD_RESPONSE, mds->dcd_cmds); + break; + case CXL_MBOX_OP_RELEASE_DC: + set_bit(CXL_DCD_ENABLED_RELEASE, mds->dcd_cmds); + break; + default: + break; + } +} + static bool cxl_is_poison_command(u16 opcode) { #define CXL_MBOX_OP_POISON_CMDS 0x43 @@ -751,6 +779,11 @@ static void cxl_walk_cel(struct cxl_memdev_state *mds,= size_t size, u8 *cel) enabled++; } =20 + if (cxl_is_dcd_command(opcode)) { + cxl_set_dcd_cmd_enabled(mds, opcode); + enabled++; + } + dev_dbg(dev, "Opcode 0x%04x %s\n", opcode, enabled ? "enabled" : "unsupported by driver"); } diff --git a/drivers/cxl/cxlmem.h b/drivers/cxl/cxlmem.h index 2a25d1957ddb..e8907c403edb 100644 --- a/drivers/cxl/cxlmem.h +++ b/drivers/cxl/cxlmem.h @@ -239,6 +239,15 @@ struct cxl_event_state { struct mutex log_lock; }; =20 +/* Device enabled DCD commands */ +enum dcd_cmd_enabled_bits { + CXL_DCD_ENABLED_GET_CONFIG, + CXL_DCD_ENABLED_GET_EXTENT_LIST, + CXL_DCD_ENABLED_ADD_RESPONSE, + CXL_DCD_ENABLED_RELEASE, + CXL_DCD_ENABLED_MAX +}; + /* Device enabled poison commands */ enum poison_cmd_enabled_bits { CXL_POISON_ENABLED_LIST, @@ -461,6 +470,7 @@ static inline struct cxl_dev_state *mbox_to_cxlds(struc= t cxl_mailbox *cxl_mbox) * @lsa_size: Size of Label Storage Area * (CXL 2.0 8.2.9.5.1.1 Identify Memory Device) * @firmware_version: Firmware version for the memory device. + * @dcd_cmds: List of DCD commands implemented by memory device * @enabled_cmds: Hardware commands found enabled in CEL. * @exclusive_cmds: Commands that are kernel-internal only * @total_bytes: sum of all possible capacities @@ -485,6 +495,7 @@ struct cxl_memdev_state { struct cxl_dev_state cxlds; size_t lsa_size; char firmware_version[0x10]; + DECLARE_BITMAP(dcd_cmds, CXL_DCD_ENABLED_MAX); DECLARE_BITMAP(enabled_cmds, CXL_MEM_COMMAND_ID_MAX); DECLARE_BITMAP(exclusive_cmds, CXL_MEM_COMMAND_ID_MAX); u64 total_bytes; @@ -554,6 +565,10 @@ enum cxl_opcode { CXL_MBOX_OP_UNLOCK =3D 0x4503, CXL_MBOX_OP_FREEZE_SECURITY =3D 0x4504, CXL_MBOX_OP_PASSPHRASE_SECURE_ERASE =3D 0x4505, + CXL_MBOX_OP_GET_DC_CONFIG =3D 0x4800, + CXL_MBOX_OP_GET_DC_EXTENT_LIST =3D 0x4801, + CXL_MBOX_OP_ADD_DC_RESPONSE =3D 0x4802, + CXL_MBOX_OP_RELEASE_DC =3D 0x4803, CXL_MBOX_OP_MAX =3D 0x10000 }; =20 --=20 2.46.0 From nobody Wed Nov 27 21:37:00 2024 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.11]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 58CCF192588; Mon, 7 Oct 2024 23:16:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.11 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343000; cv=none; b=ocDDTwzJ4wp1GvqM+nKMc3CFyVlYnL+nnmEBTFXpv7jZQKs07KVZpFipPsi2GfF+mnImw8xwqCKmAfXcuTVWp5oBhcQqDdPbdY4qNXd2CyJQYS7sYn7QoNF38be/qK6A/++aEff1UUJzmhjNrN3fJRV0plOB8J6PR49ajwxrJ8Y= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343000; c=relaxed/simple; bh=2BUS1Clv+jFpVrJvaxv1qqo5Zvh19tBjY0/TdqRqSfc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=gVqvuaEC6AfdlGeqDuaMDNoV3nVJZheN2xNVMtBPvvuqYafbp3u8RKPv0OxJUNPX8RUqoz7O7ILxHAq9zMGbrZxxtWv8HZa/8azK24EvpY02KUffyvl3Eo/ednu7vBVJsPdQ3H093/yDok+WNB3sygsaVLFxs/47W/REDMvIN7w= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=efJCBpsm; arc=none smtp.client-ip=198.175.65.11 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="efJCBpsm" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1728342999; x=1759878999; h=from:date:subject:mime-version:content-transfer-encoding: message-id:references:in-reply-to:to:cc; bh=2BUS1Clv+jFpVrJvaxv1qqo5Zvh19tBjY0/TdqRqSfc=; b=efJCBpsm5iIzwFjLDyy3cTfm/F6Oy9mbY9Cupeu1UtXzU888TtZmIg9m p/HmErIHnyTyMOHlZ4m0vNgji1f/0v44eXf7v5S5qu4NmSDw69oAeZoq1 bxxMCOkCL01XJJzQ7LdtNtnsWH1eqjY2GIu11j+5xblzzfociBZgtxjCU M3JHsYXm//2j/4jWqKYN8TNeLWZxX/9BGaDY47WHysgEStJ11Z2gABI+z cszgyttHBJa7cnHim7bf37y8QC0sn7y+saC7X+6r1v4fjeV23wP6nU181 eD9e8PKcYVFGC82s70/p1BVs3miXlZoCCRAmcmcfUFK04Uxnz54+0pqgd w==; X-CSE-ConnectionGUID: SQaFXjeRQNeakbAFPMPYSA== X-CSE-MsgGUID: 7G5/LkxoT8a6mAsIgtlucQ== X-IronPort-AV: E=McAfee;i="6700,10204,11218"; a="38078930" X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="38078930" Received: from fmviesa009.fm.intel.com ([10.60.135.149]) by orvoesa103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:16:38 -0700 X-CSE-ConnectionGUID: J+ipwX9sShmb8crnHyOkAw== X-CSE-MsgGUID: ZGq7yRvORZW/RchQde9Qfw== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="75634596" Received: from ldmartin-desk2.corp.intel.com (HELO localhost) ([10.125.110.112]) by fmviesa009-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:16:35 -0700 From: ira.weiny@intel.com Date: Mon, 07 Oct 2024 18:16:14 -0500 Subject: [PATCH v4 08/28] cxl/mem: Read dynamic capacity configuration from the device Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241007-dcd-type2-upstream-v4-8-c261ee6eeded@intel.com> References: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> In-Reply-To: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> To: Dave Jiang , Fan Ni , Jonathan Cameron , Navneet Singh , Jonathan Corbet , Andrew Morton Cc: Dan Williams , Davidlohr Bueso , Alison Schofield , Vishal Verma , Ira Weiny , linux-btrfs@vger.kernel.org, linux-cxl@vger.kernel.org, linux-doc@vger.kernel.org, nvdimm@lists.linux.dev, linux-kernel@vger.kernel.org, "Li, Ming" X-Mailer: b4 0.15-dev-37811 X-Developer-Signature: v=1; a=ed25519-sha256; t=1728342968; l=13793; i=ira.weiny@intel.com; s=20221211; h=from:subject:message-id; bh=nyMWYktArv+L4eEpDv/J+x+vjvsa1PA/DonSIqOnwXc=; b=8qcLBYADImlCXT2Uz9j+xWU7eF/oMj3ipHRNo6B6P/joiadmWm2z+pWKBp/F2Wh3gsfr9hYYM oglOoalzLQuBvuWQJNY/pnojU5rdcLwJqFn1HXxI4m17f7AoDvOODiu X-Developer-Key: i=ira.weiny@intel.com; a=ed25519; pk=noldbkG+Wp1qXRrrkfY1QJpDf7QsOEthbOT7vm0PqsE= From: Navneet Singh Devices which optionally support Dynamic Capacity (DC) are configured via mailbox commands. CXL 3.1 requires the host to issue the Get DC Configuration command in order to properly configure DCDs. Without the Get DC Configuration command DCD can't be supported. Implement the DC mailbox commands as specified in CXL 3.1 section 8.2.9.9.9 (opcodes 48XXh) to read and store the DCD configuration information. Disable DCD if DCD is not supported. Leverage the Get DC Configuration command supported bit to indicate if DCD support. Linux has no use for the trailing fields of the Get Dynamic Capacity Configuration Output Payload (Total number of supported extents, number of available extents, total number of supported tags, and number of available tags). Avoid defining those fields to use the more useful dynamic C array. Cc: "Li, Ming" Signed-off-by: Navneet Singh Co-developed-by: Ira Weiny Signed-off-by: Ira Weiny Reviewed-by: Jonathan Cameron --- Changes: [iweiny: Adjust for mailbox split] [djiang: remove setting region names to ''] [fan: Clean up dev_{err,dbg}] --- drivers/cxl/core/mbox.c | 166 ++++++++++++++++++++++++++++++++++++++++++++= +++- drivers/cxl/cxlmem.h | 64 ++++++++++++++++++- drivers/cxl/pci.c | 4 ++ 3 files changed, 232 insertions(+), 2 deletions(-) diff --git a/drivers/cxl/core/mbox.c b/drivers/cxl/core/mbox.c index 8bd5bf1a746d..4b51ddd1ff94 100644 --- a/drivers/cxl/core/mbox.c +++ b/drivers/cxl/core/mbox.c @@ -1168,7 +1168,7 @@ int cxl_dev_state_identify(struct cxl_memdev_state *m= ds) if (rc < 0) return rc; =20 - mds->total_bytes =3D + mds->static_bytes =3D le64_to_cpu(id.total_capacity) * CXL_CAPACITY_MULTIPLIER; mds->volatile_only_bytes =3D le64_to_cpu(id.volatile_capacity) * CXL_CAPACITY_MULTIPLIER; @@ -1274,6 +1274,154 @@ int cxl_mem_sanitize(struct cxl_memdev *cxlmd, u16 = cmd) return rc; } =20 +static int cxl_dc_save_region_info(struct cxl_memdev_state *mds, u8 index, + struct cxl_dc_region_config *region_config) +{ + struct cxl_dc_region_info *dcr =3D &mds->dc_region[index]; + struct device *dev =3D mds->cxlds.dev; + + dcr->base =3D le64_to_cpu(region_config->region_base); + dcr->decode_len =3D le64_to_cpu(region_config->region_decode_length); + dcr->decode_len *=3D CXL_CAPACITY_MULTIPLIER; + dcr->len =3D le64_to_cpu(region_config->region_length); + dcr->blk_size =3D le64_to_cpu(region_config->region_block_size); + dcr->dsmad_handle =3D le32_to_cpu(region_config->region_dsmad_handle); + dcr->flags =3D region_config->flags; + snprintf(dcr->name, CXL_DC_REGION_STRLEN, "dc%d", index); + + /* Check regions are in increasing DPA order */ + if (index > 0) { + struct cxl_dc_region_info *prev_dcr =3D &mds->dc_region[index - 1]; + + if ((prev_dcr->base + prev_dcr->decode_len) > dcr->base) { + dev_err(dev, + "DPA ordering violation for DC region %d and %d\n", + index - 1, index); + return -EINVAL; + } + } + + if (!IS_ALIGNED(dcr->base, SZ_256M) || + !IS_ALIGNED(dcr->base, dcr->blk_size)) { + dev_err(dev, "DC region %d invalid base %#llx blk size %#llx\n", + index, dcr->base, dcr->blk_size); + return -EINVAL; + } + + if (dcr->decode_len =3D=3D 0 || dcr->len =3D=3D 0 || dcr->decode_len < dc= r->len || + !IS_ALIGNED(dcr->len, dcr->blk_size)) { + dev_err(dev, "DC region %d invalid length; decode %#llx len %#llx blk si= ze %#llx\n", + index, dcr->decode_len, dcr->len, dcr->blk_size); + return -EINVAL; + } + + if (dcr->blk_size =3D=3D 0 || dcr->blk_size % CXL_DCD_BLOCK_LINE_SIZE || + !is_power_of_2(dcr->blk_size)) { + dev_err(dev, "DC region %d invalid block size; %#llx\n", + index, dcr->blk_size); + return -EINVAL; + } + + dev_dbg(dev, + "DC region %s base %#llx length %#llx block size %#llx\n", + dcr->name, dcr->base, dcr->decode_len, dcr->blk_size); + + return 0; +} + +/* Returns the number of regions in dc_resp or -ERRNO */ +static int cxl_get_dc_config(struct cxl_memdev_state *mds, u8 start_region, + struct cxl_mbox_get_dc_config_out *dc_resp, + size_t dc_resp_size) +{ + struct cxl_mbox_get_dc_config_in get_dc =3D (struct cxl_mbox_get_dc_confi= g_in) { + .region_count =3D CXL_MAX_DC_REGION, + .start_region_index =3D start_region, + }; + struct cxl_mbox_cmd mbox_cmd =3D (struct cxl_mbox_cmd) { + .opcode =3D CXL_MBOX_OP_GET_DC_CONFIG, + .payload_in =3D &get_dc, + .size_in =3D sizeof(get_dc), + .size_out =3D dc_resp_size, + .payload_out =3D dc_resp, + .min_out =3D 1, + }; + struct device *dev =3D mds->cxlds.dev; + int rc; + + rc =3D cxl_internal_send_cmd(&mds->cxlds.cxl_mbox, &mbox_cmd); + if (rc < 0) + return rc; + + dev_dbg(dev, "Read %d/%d DC regions\n", + dc_resp->regions_returned, dc_resp->avail_region_count); + return dc_resp->regions_returned; +} + +/** + * cxl_dev_dynamic_capacity_identify() - Reads the dynamic capacity + * information from the device. + * @mds: The memory device state + * + * Read Dynamic Capacity information from the device and populate the state + * structures for later use. + * + * Return: 0 if identify was executed successfully, -ERRNO on error. + */ +int cxl_dev_dynamic_capacity_identify(struct cxl_memdev_state *mds) +{ + size_t dc_resp_size =3D mds->cxlds.cxl_mbox.payload_size; + struct device *dev =3D mds->cxlds.dev; + u8 start_region, i; + + if (!cxl_dcd_supported(mds)) { + dev_dbg(dev, "DCD not supported\n"); + return 0; + } + + struct cxl_mbox_get_dc_config_out *dc_resp __free(kfree) =3D + kvmalloc(dc_resp_size, GFP_KERNEL); + if (!dc_resp) + return -ENOMEM; + + start_region =3D 0; + do { + int rc, j; + + rc =3D cxl_get_dc_config(mds, start_region, dc_resp, dc_resp_size); + if (rc < 0) { + dev_err(dev, "Failed to get DC config: %d\n", rc); + return rc; + } + + mds->nr_dc_region +=3D rc; + + if (mds->nr_dc_region < 1 || mds->nr_dc_region > CXL_MAX_DC_REGION) { + dev_err(dev, "Invalid num of dynamic capacity regions %d\n", + mds->nr_dc_region); + return -EINVAL; + } + + for (i =3D start_region, j =3D 0; i < mds->nr_dc_region; i++, j++) { + rc =3D cxl_dc_save_region_info(mds, i, &dc_resp->region[j]); + if (rc) + return rc; + } + + start_region =3D mds->nr_dc_region; + + } while (mds->nr_dc_region < dc_resp->avail_region_count); + + mds->dynamic_bytes =3D + mds->dc_region[mds->nr_dc_region - 1].base + + mds->dc_region[mds->nr_dc_region - 1].decode_len - + mds->dc_region[0].base; + dev_dbg(dev, "Total dynamic range: %#llx\n", mds->dynamic_bytes); + + return 0; +} +EXPORT_SYMBOL_NS_GPL(cxl_dev_dynamic_capacity_identify, CXL); + static int add_dpa_res(struct device *dev, struct resource *parent, struct resource *res, resource_size_t start, resource_size_t size, const char *type) @@ -1304,8 +1452,15 @@ int cxl_mem_create_range_info(struct cxl_memdev_stat= e *mds) { struct cxl_dev_state *cxlds =3D &mds->cxlds; struct device *dev =3D cxlds->dev; + size_t untenanted_mem; int rc; =20 + mds->total_bytes =3D mds->static_bytes; + if (mds->nr_dc_region) { + untenanted_mem =3D mds->dc_region[0].base - mds->static_bytes; + mds->total_bytes +=3D untenanted_mem + mds->dynamic_bytes; + } + if (!cxlds->media_ready) { cxlds->dpa_res =3D DEFINE_RES_MEM(0, 0); cxlds->ram_res =3D DEFINE_RES_MEM(0, 0); @@ -1315,6 +1470,15 @@ int cxl_mem_create_range_info(struct cxl_memdev_stat= e *mds) =20 cxlds->dpa_res =3D DEFINE_RES_MEM(0, mds->total_bytes); =20 + for (int i =3D 0; i < mds->nr_dc_region; i++) { + struct cxl_dc_region_info *dcr =3D &mds->dc_region[i]; + + rc =3D add_dpa_res(dev, &cxlds->dpa_res, &cxlds->dc_res[i], + dcr->base, dcr->decode_len, dcr->name); + if (rc) + return rc; + } + if (mds->partition_align_bytes =3D=3D 0) { rc =3D add_dpa_res(dev, &cxlds->dpa_res, &cxlds->ram_res, 0, mds->volatile_only_bytes, "ram"); diff --git a/drivers/cxl/cxlmem.h b/drivers/cxl/cxlmem.h index e8907c403edb..0690b917b1e0 100644 --- a/drivers/cxl/cxlmem.h +++ b/drivers/cxl/cxlmem.h @@ -403,6 +403,7 @@ enum cxl_devtype { CXL_DEVTYPE_CLASSMEM, }; =20 +#define CXL_MAX_DC_REGION 8 /** * struct cxl_dpa_perf - DPA performance property entry * @dpa_range: range for DPA address @@ -434,6 +435,8 @@ struct cxl_dpa_perf { * @dpa_res: Overall DPA resource tree for the device * @pmem_res: Active Persistent memory capacity configuration * @ram_res: Active Volatile memory capacity configuration + * @dc_res: Active Dynamic Capacity memory configuration for each possible + * region * @serial: PCIe Device Serial Number * @type: Generic Memory Class device or Vendor Specific Memory device * @cxl_mbox: CXL mailbox context @@ -449,11 +452,23 @@ struct cxl_dev_state { struct resource dpa_res; struct resource pmem_res; struct resource ram_res; + struct resource dc_res[CXL_MAX_DC_REGION]; u64 serial; enum cxl_devtype type; struct cxl_mailbox cxl_mbox; }; =20 +#define CXL_DC_REGION_STRLEN 8 +struct cxl_dc_region_info { + u64 base; + u64 decode_len; + u64 len; + u64 blk_size; + u32 dsmad_handle; + u8 flags; + u8 name[CXL_DC_REGION_STRLEN]; +}; + static inline struct cxl_dev_state *mbox_to_cxlds(struct cxl_mailbox *cxl_= mbox) { return dev_get_drvdata(cxl_mbox->host); @@ -473,7 +488,9 @@ static inline struct cxl_dev_state *mbox_to_cxlds(struc= t cxl_mailbox *cxl_mbox) * @dcd_cmds: List of DCD commands implemented by memory device * @enabled_cmds: Hardware commands found enabled in CEL. * @exclusive_cmds: Commands that are kernel-internal only - * @total_bytes: sum of all possible capacities + * @total_bytes: length of all possible capacities + * @static_bytes: length of possible static RAM and PMEM partitions + * @dynamic_bytes: length of possible DC partitions (DC Regions) * @volatile_only_bytes: hard volatile capacity * @persistent_only_bytes: hard persistent capacity * @partition_align_bytes: alignment size for partition-able capacity @@ -483,6 +500,8 @@ static inline struct cxl_dev_state *mbox_to_cxlds(struc= t cxl_mailbox *cxl_mbox) * @next_persistent_bytes: persistent capacity change pending device reset * @ram_perf: performance data entry matched to RAM partition * @pmem_perf: performance data entry matched to PMEM partition + * @nr_dc_region: number of DC regions implemented in the memory device + * @dc_region: array containing info about the DC regions * @event: event log driver state * @poison: poison driver state info * @security: security driver state info @@ -499,6 +518,8 @@ struct cxl_memdev_state { DECLARE_BITMAP(enabled_cmds, CXL_MEM_COMMAND_ID_MAX); DECLARE_BITMAP(exclusive_cmds, CXL_MEM_COMMAND_ID_MAX); u64 total_bytes; + u64 static_bytes; + u64 dynamic_bytes; u64 volatile_only_bytes; u64 persistent_only_bytes; u64 partition_align_bytes; @@ -510,6 +531,9 @@ struct cxl_memdev_state { struct cxl_dpa_perf ram_perf; struct cxl_dpa_perf pmem_perf; =20 + u8 nr_dc_region; + struct cxl_dc_region_info dc_region[CXL_MAX_DC_REGION]; + struct cxl_event_state event; struct cxl_poison_state poison; struct cxl_security_state security; @@ -708,6 +732,32 @@ struct cxl_mbox_set_partition_info { =20 #define CXL_SET_PARTITION_IMMEDIATE_FLAG BIT(0) =20 +/* See CXL 3.1 Table 8-163 get dynamic capacity config Input Payload */ +struct cxl_mbox_get_dc_config_in { + u8 region_count; + u8 start_region_index; +} __packed; + +/* See CXL 3.1 Table 8-164 get dynamic capacity config Output Payload */ +struct cxl_mbox_get_dc_config_out { + u8 avail_region_count; + u8 regions_returned; + u8 rsvd[6]; + /* See CXL 3.1 Table 8-165 */ + struct cxl_dc_region_config { + __le64 region_base; + __le64 region_decode_length; + __le64 region_length; + __le64 region_block_size; + __le32 region_dsmad_handle; + u8 flags; + u8 rsvd[3]; + } __packed region[]; + /* Trailing fields unused */ +} __packed; +#define CXL_DYNAMIC_CAPACITY_SANITIZE_ON_RELEASE_FLAG BIT(0) +#define CXL_DCD_BLOCK_LINE_SIZE 0x40 + /* Set Timestamp CXL 3.0 Spec 8.2.9.4.2 */ struct cxl_mbox_set_timestamp_in { __le64 timestamp; @@ -831,6 +881,7 @@ enum { int cxl_internal_send_cmd(struct cxl_mailbox *cxl_mbox, struct cxl_mbox_cmd *cmd); int cxl_dev_state_identify(struct cxl_memdev_state *mds); +int cxl_dev_dynamic_capacity_identify(struct cxl_memdev_state *mds); int cxl_await_media_ready(struct cxl_dev_state *cxlds); int cxl_enumerate_cmds(struct cxl_memdev_state *mds); int cxl_mem_create_range_info(struct cxl_memdev_state *mds); @@ -844,6 +895,17 @@ void cxl_event_trace_record(const struct cxl_memdev *c= xlmd, enum cxl_event_log_type type, enum cxl_event_type event_type, const uuid_t *uuid, union cxl_event *evt); + +static inline bool cxl_dcd_supported(struct cxl_memdev_state *mds) +{ + return test_bit(CXL_DCD_ENABLED_GET_CONFIG, mds->dcd_cmds); +} + +static inline void cxl_disable_dcd(struct cxl_memdev_state *mds) +{ + clear_bit(CXL_DCD_ENABLED_GET_CONFIG, mds->dcd_cmds); +} + int cxl_set_timestamp(struct cxl_memdev_state *mds); int cxl_poison_state_init(struct cxl_memdev_state *mds); int cxl_mem_get_poison(struct cxl_memdev *cxlmd, u64 offset, u64 len, diff --git a/drivers/cxl/pci.c b/drivers/cxl/pci.c index 0ccd6fd98b9d..fc5ab74448cc 100644 --- a/drivers/cxl/pci.c +++ b/drivers/cxl/pci.c @@ -899,6 +899,10 @@ static int cxl_pci_probe(struct pci_dev *pdev, const s= truct pci_device_id *id) if (rc) return rc; =20 + rc =3D cxl_dev_dynamic_capacity_identify(mds); + if (rc) + cxl_disable_dcd(mds); + rc =3D cxl_mem_create_range_info(mds); if (rc) return rc; --=20 2.46.0 From nobody Wed Nov 27 21:37:00 2024 Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.8]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B3A82193061; Mon, 7 Oct 2024 23:17:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.8 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343030; cv=none; b=tYs5mU9Lzhw5QMPs6eOg2f4M6gN56WId3d0zXxjW3PwjMHREgpCf5THJ/h2nJ46raGfA45TCCXXjdcZuZx2cX+k82XXvprJfNw2R3LDLGZSZB7PUUu7kXEWd4rgSZ0ZvxJbV5hb2Mrv973z/9Q1fzoaR8H+OQqBnnR2duYwYNdo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343030; c=relaxed/simple; bh=iHoLyoaIkoFsO5+y1rXRFvxeSq4aKirIeeBFVTC39RU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=dVzYZWYVCo00tw733zVgvBXXlNfMLhnEET9AUxD1Jt8QrHhs6hoaZMELhacBCc6qjTqfx34ffOZN98keX0TIWXLwFvUeHDGxJMhqourWMP6bgWXrKZJsz9fs7MrOujIAv4EssOT+b336byJXWj7ew6cxajMbqW5F1D79yhrGtME= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=SwS4lnXD; arc=none smtp.client-ip=192.198.163.8 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="SwS4lnXD" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1728343029; x=1759879029; h=from:date:subject:mime-version:content-transfer-encoding: message-id:references:in-reply-to:to:cc; bh=iHoLyoaIkoFsO5+y1rXRFvxeSq4aKirIeeBFVTC39RU=; b=SwS4lnXDMkNNdQfe+X2gy29V4pMBz9o6z8rttwg/YKtutXODB/lOLwii XjDk9O55hWfpgAPho2WIZiC4FnMi28pds4iXrZf+gbGNHUU1Xehz7wOU4 qQOkTgKrNmEbJYxebFm1InkTlvh5xZ9Ra2UEXl/5EIztHY/lf0xhPnoRT SSpHmXSXzz36VrpQUIOrEImndRkniSrhAMXtFSGJ0KjB25hlPcfKelx8G Ci/pRQyqDN5cHR5TjAGOCalQ67tJoAptR4TagiONs7NQkXvhyvlZWyRoG mZuu6Dw/kmrJNBhXreZsTS8gLEfH1TgNn5nAo9GpXwVAb5+WlDOWztjKE w==; X-CSE-ConnectionGUID: bsy5TSOTQX2VJr+A6Zb/uw== X-CSE-MsgGUID: mBtfLUsHSIemAa6alfGr/Q== X-IronPort-AV: E=McAfee;i="6700,10204,11218"; a="45036877" X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="45036877" Received: from fmviesa007.fm.intel.com ([10.60.135.147]) by fmvoesa102.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:16:41 -0700 X-CSE-ConnectionGUID: gJalLDanQ/OTPzjve5wJig== X-CSE-MsgGUID: 1gB1MhI5QvS3Wnr3tSzmxQ== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="75309009" Received: from ldmartin-desk2.corp.intel.com (HELO localhost) ([10.125.110.112]) by fmviesa007-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:16:38 -0700 From: ira.weiny@intel.com Date: Mon, 07 Oct 2024 18:16:15 -0500 Subject: [PATCH v4 09/28] cxl/core: Separate region mode from decoder mode Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241007-dcd-type2-upstream-v4-9-c261ee6eeded@intel.com> References: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> In-Reply-To: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> To: Dave Jiang , Fan Ni , Jonathan Cameron , Navneet Singh , Jonathan Corbet , Andrew Morton Cc: Dan Williams , Davidlohr Bueso , Alison Schofield , Vishal Verma , Ira Weiny , linux-btrfs@vger.kernel.org, linux-cxl@vger.kernel.org, linux-doc@vger.kernel.org, nvdimm@lists.linux.dev, linux-kernel@vger.kernel.org, Jonathan Cameron X-Mailer: b4 0.15-dev-37811 X-Developer-Signature: v=1; a=ed25519-sha256; t=1728342968; l=10441; i=ira.weiny@intel.com; s=20221211; h=from:subject:message-id; bh=CV5/YMLMX9Gi6IaP+3LlGUtW4y/Qwz2Pk94dwvlv0aI=; b=rW3YK9ij6rfiSfDUHyYEbCENifLriaf/M8FuwPgKq6FrxX50KZ24EdtBVjNWMMEN8tuNjMXkm svsnfmAv9CrAIx8kSWD7dHypHHPhxYkVZU20LoOANr8bhJfEI4lYjQi X-Developer-Key: i=ira.weiny@intel.com; a=ed25519; pk=noldbkG+Wp1qXRrrkfY1QJpDf7QsOEthbOT7vm0PqsE= From: Navneet Singh Until now region modes and decoder modes were equivalent in that both modes were either PMEM or RAM. The addition of Dynamic Capacity partitions defines up to 8 DC partitions per device. The region mode is thus no longer equivalent to the endpoint decoder mode. IOW the endpoint decoders may have modes of DC0-DC7 while the region mode is simply DC. Define a new region mode enumeration which applies to regions separate from the decoder mode. Adjust the code to process these modes independently. There is no equal to decoder mode dead in region modes. Avoid constructing regions with decoders which have been flagged as dead. Suggested-by: Jonathan Cameron Signed-off-by: Navneet Singh Co-developed-by: Ira Weiny Signed-off-by: Ira Weiny Reviewed-by: Fan Ni Reviewed-by: Jonathan Cameron --- Changes: [iweiny: rebase] [Jonathan: remove dead code] [Jonathan: clarify commit message] --- drivers/cxl/core/cdat.c | 6 ++-- drivers/cxl/core/region.c | 75 ++++++++++++++++++++++++++++++++++---------= ---- drivers/cxl/cxl.h | 26 ++++++++++++++-- 3 files changed, 82 insertions(+), 25 deletions(-) diff --git a/drivers/cxl/core/cdat.c b/drivers/cxl/core/cdat.c index 438869df241a..bd50bb655741 100644 --- a/drivers/cxl/core/cdat.c +++ b/drivers/cxl/core/cdat.c @@ -571,17 +571,17 @@ static bool dpa_perf_contains(struct cxl_dpa_perf *pe= rf, } =20 static struct cxl_dpa_perf *cxled_get_dpa_perf(struct cxl_endpoint_decoder= *cxled, - enum cxl_decoder_mode mode) + enum cxl_region_mode mode) { struct cxl_memdev *cxlmd =3D cxled_to_memdev(cxled); struct cxl_memdev_state *mds =3D to_cxl_memdev_state(cxlmd->cxlds); struct cxl_dpa_perf *perf; =20 switch (mode) { - case CXL_DECODER_RAM: + case CXL_REGION_RAM: perf =3D &mds->ram_perf; break; - case CXL_DECODER_PMEM: + case CXL_REGION_PMEM: perf =3D &mds->pmem_perf; break; default: diff --git a/drivers/cxl/core/region.c b/drivers/cxl/core/region.c index e701e4b04032..f3a56003edc1 100644 --- a/drivers/cxl/core/region.c +++ b/drivers/cxl/core/region.c @@ -144,7 +144,7 @@ static ssize_t uuid_show(struct device *dev, struct dev= ice_attribute *attr, rc =3D down_read_interruptible(&cxl_region_rwsem); if (rc) return rc; - if (cxlr->mode !=3D CXL_DECODER_PMEM) + if (cxlr->mode !=3D CXL_REGION_PMEM) rc =3D sysfs_emit(buf, "\n"); else rc =3D sysfs_emit(buf, "%pUb\n", &p->uuid); @@ -457,7 +457,7 @@ static umode_t cxl_region_visible(struct kobject *kobj,= struct attribute *a, * Support tooling that expects to find a 'uuid' attribute for all * regions regardless of mode. */ - if (a =3D=3D &dev_attr_uuid.attr && cxlr->mode !=3D CXL_DECODER_PMEM) + if (a =3D=3D &dev_attr_uuid.attr && cxlr->mode !=3D CXL_REGION_PMEM) return 0444; return a->mode; } @@ -620,7 +620,7 @@ static ssize_t mode_show(struct device *dev, struct dev= ice_attribute *attr, { struct cxl_region *cxlr =3D to_cxl_region(dev); =20 - return sysfs_emit(buf, "%s\n", cxl_decoder_mode_name(cxlr->mode)); + return sysfs_emit(buf, "%s\n", cxl_region_mode_name(cxlr->mode)); } static DEVICE_ATTR_RO(mode); =20 @@ -646,7 +646,7 @@ static int alloc_hpa(struct cxl_region *cxlr, resource_= size_t size) =20 /* ways, granularity and uuid (if PMEM) need to be set before HPA */ if (!p->interleave_ways || !p->interleave_granularity || - (cxlr->mode =3D=3D CXL_DECODER_PMEM && uuid_is_null(&p->uuid))) + (cxlr->mode =3D=3D CXL_REGION_PMEM && uuid_is_null(&p->uuid))) return -ENXIO; =20 div64_u64_rem(size, (u64)SZ_256M * p->interleave_ways, &remainder); @@ -1863,6 +1863,17 @@ static int cxl_region_sort_targets(struct cxl_region= *cxlr) return rc; } =20 +static bool cxl_modes_compatible(enum cxl_region_mode rmode, + enum cxl_decoder_mode dmode) +{ + if (rmode =3D=3D CXL_REGION_RAM && dmode =3D=3D CXL_DECODER_RAM) + return true; + if (rmode =3D=3D CXL_REGION_PMEM && dmode =3D=3D CXL_DECODER_PMEM) + return true; + + return false; +} + static int cxl_region_attach(struct cxl_region *cxlr, struct cxl_endpoint_decoder *cxled, int pos) { @@ -1882,9 +1893,11 @@ static int cxl_region_attach(struct cxl_region *cxlr, return rc; } =20 - if (cxled->mode !=3D cxlr->mode) { - dev_dbg(&cxlr->dev, "%s region mode: %d mismatch: %d\n", - dev_name(&cxled->cxld.dev), cxlr->mode, cxled->mode); + if (!cxl_modes_compatible(cxlr->mode, cxled->mode)) { + dev_dbg(&cxlr->dev, "%s region mode: %s mismatch decoder: %s\n", + dev_name(&cxled->cxld.dev), + cxl_region_mode_name(cxlr->mode), + cxl_decoder_mode_name(cxled->mode)); return -EINVAL; } =20 @@ -2446,7 +2459,7 @@ static int cxl_region_calculate_adistance(struct noti= fier_block *nb, * devm_cxl_add_region - Adds a region to a decoder * @cxlrd: root decoder * @id: memregion id to create, or memregion_free() on failure - * @mode: mode for the endpoint decoders of this region + * @mode: mode of this region * @type: select whether this is an expander or accelerator (type-2 or typ= e-3) * * This is the second step of region initialization. Regions exist within = an @@ -2457,7 +2470,7 @@ static int cxl_region_calculate_adistance(struct noti= fier_block *nb, */ static struct cxl_region *devm_cxl_add_region(struct cxl_root_decoder *cxl= rd, int id, - enum cxl_decoder_mode mode, + enum cxl_region_mode mode, enum cxl_decoder_type type) { struct cxl_port *port =3D to_cxl_port(cxlrd->cxlsd.cxld.dev.parent); @@ -2511,16 +2524,17 @@ static ssize_t create_ram_region_show(struct device= *dev, } =20 static struct cxl_region *__create_region(struct cxl_root_decoder *cxlrd, - enum cxl_decoder_mode mode, int id) + enum cxl_region_mode mode, int id) { int rc; =20 switch (mode) { - case CXL_DECODER_RAM: - case CXL_DECODER_PMEM: + case CXL_REGION_RAM: + case CXL_REGION_PMEM: break; default: - dev_err(&cxlrd->cxlsd.cxld.dev, "unsupported mode %d\n", mode); + dev_err(&cxlrd->cxlsd.cxld.dev, "unsupported mode %s\n", + cxl_region_mode_name(mode)); return ERR_PTR(-EINVAL); } =20 @@ -2548,7 +2562,7 @@ static ssize_t create_pmem_region_store(struct device= *dev, if (rc !=3D 1) return -EINVAL; =20 - cxlr =3D __create_region(cxlrd, CXL_DECODER_PMEM, id); + cxlr =3D __create_region(cxlrd, CXL_REGION_PMEM, id); if (IS_ERR(cxlr)) return PTR_ERR(cxlr); =20 @@ -2568,7 +2582,7 @@ static ssize_t create_ram_region_store(struct device = *dev, if (rc !=3D 1) return -EINVAL; =20 - cxlr =3D __create_region(cxlrd, CXL_DECODER_RAM, id); + cxlr =3D __create_region(cxlrd, CXL_REGION_RAM, id); if (IS_ERR(cxlr)) return PTR_ERR(cxlr); =20 @@ -3215,6 +3229,22 @@ static int match_region_by_range(struct device *dev,= void *data) return rc; } =20 +static enum cxl_region_mode +cxl_decoder_to_region_mode(enum cxl_decoder_mode mode) +{ + switch (mode) { + case CXL_DECODER_NONE: + return CXL_REGION_NONE; + case CXL_DECODER_RAM: + return CXL_REGION_RAM; + case CXL_DECODER_PMEM: + return CXL_REGION_PMEM; + case CXL_DECODER_MIXED: + default: + return CXL_REGION_MIXED; + } +} + /* Establish an empty region covering the given HPA range */ static struct cxl_region *construct_region(struct cxl_root_decoder *cxlrd, struct cxl_endpoint_decoder *cxled) @@ -3223,12 +3253,17 @@ static struct cxl_region *construct_region(struct c= xl_root_decoder *cxlrd, struct cxl_port *port =3D cxlrd_to_port(cxlrd); struct range *hpa =3D &cxled->cxld.hpa_range; struct cxl_region_params *p; + enum cxl_region_mode mode; struct cxl_region *cxlr; struct resource *res; int rc; =20 + if (cxled->mode =3D=3D CXL_DECODER_DEAD) + return ERR_PTR(-EINVAL); + + mode =3D cxl_decoder_to_region_mode(cxled->mode); do { - cxlr =3D __create_region(cxlrd, cxled->mode, + cxlr =3D __create_region(cxlrd, mode, atomic_read(&cxlrd->region_id)); } while (IS_ERR(cxlr) && PTR_ERR(cxlr) =3D=3D -EBUSY); =20 @@ -3431,9 +3466,9 @@ static int cxl_region_probe(struct device *dev) return rc; =20 switch (cxlr->mode) { - case CXL_DECODER_PMEM: + case CXL_REGION_PMEM: return devm_cxl_add_pmem_region(cxlr); - case CXL_DECODER_RAM: + case CXL_REGION_RAM: /* * The region can not be manged by CXL if any portion of * it is already online as 'System RAM' @@ -3445,8 +3480,8 @@ static int cxl_region_probe(struct device *dev) return 0; return devm_cxl_add_dax_region(cxlr); default: - dev_dbg(&cxlr->dev, "unsupported region mode: %d\n", - cxlr->mode); + dev_dbg(&cxlr->dev, "unsupported region mode: %s\n", + cxl_region_mode_name(cxlr->mode)); return -ENXIO; } } diff --git a/drivers/cxl/cxl.h b/drivers/cxl/cxl.h index 0d8b810a51f0..5d74eb4ffab3 100644 --- a/drivers/cxl/cxl.h +++ b/drivers/cxl/cxl.h @@ -388,6 +388,27 @@ static inline const char *cxl_decoder_mode_name(enum c= xl_decoder_mode mode) return "mixed"; } =20 +enum cxl_region_mode { + CXL_REGION_NONE, + CXL_REGION_RAM, + CXL_REGION_PMEM, + CXL_REGION_MIXED, +}; + +static inline const char *cxl_region_mode_name(enum cxl_region_mode mode) +{ + static const char * const names[] =3D { + [CXL_REGION_NONE] =3D "none", + [CXL_REGION_RAM] =3D "ram", + [CXL_REGION_PMEM] =3D "pmem", + [CXL_REGION_MIXED] =3D "mixed", + }; + + if (mode >=3D CXL_REGION_NONE && mode <=3D CXL_REGION_MIXED) + return names[mode]; + return "mixed"; +} + /* * Track whether this decoder is reserved for region autodiscovery, or * free for userspace provisioning. @@ -515,7 +536,8 @@ struct cxl_region_params { * struct cxl_region - CXL region * @dev: This region's device * @id: This region's id. Id is globally unique across all regions - * @mode: Endpoint decoder allocation / access mode + * @mode: Region mode which defines which endpoint decoder modes the regio= n is + * compatible with * @type: Endpoint decoder target type * @cxl_nvb: nvdimm bridge for coordinating @cxlr_pmem setup / shutdown * @cxlr_pmem: (for pmem regions) cached copy of the nvdimm bridge @@ -528,7 +550,7 @@ struct cxl_region_params { struct cxl_region { struct device dev; int id; - enum cxl_decoder_mode mode; + enum cxl_region_mode mode; enum cxl_decoder_type type; struct cxl_nvdimm_bridge *cxl_nvb; struct cxl_pmem_region *cxlr_pmem; --=20 2.46.0 From nobody Wed Nov 27 21:37:00 2024 Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.8]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AEB8D1917EC; Mon, 7 Oct 2024 23:17:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.8 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343032; cv=none; b=NxbS1/evoa49dLr43CnaiNrMJ6SLTCfXAEDfS9umGMhXjRMekrrjDryfp+gYkvPBDWwRBvuM3pOSwbzKStAB1a/gAklGKmH9IuCp8A2FWW7Lm/v5oz67tevQMgkYE7ttnHbUYq4lYgEs1OGhUUwd/HRBVfLsQeD4gx1bz8uyIfQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343032; c=relaxed/simple; bh=NwmV/tPNynIqYZ6V+AJyd9TdBcPCPEff+OroDjLCLvg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=W3+I+WT1vlo6WqDPhN5sTFblugMqmFkxzhVoxrm6aUfJ7TRkoF4HG4o9iwNkS53xEirzCtIt9xO4YZ4pqEFYLzaPi76xsUEoLx9YaHOJTnP1ygG6fVrnQvsDsAgZeSiOj6fHS0Uh8M6UajYkpVuDVRI6DuMopILaFtrt9b/7AAQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=HZHlf363; arc=none smtp.client-ip=192.198.163.8 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="HZHlf363" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1728343030; x=1759879030; h=from:date:subject:mime-version:content-transfer-encoding: message-id:references:in-reply-to:to:cc; bh=NwmV/tPNynIqYZ6V+AJyd9TdBcPCPEff+OroDjLCLvg=; b=HZHlf363i72W5wgiFSA1JhH0hs4wyuFnVZo1GsljKygQ7eHYvGURWDet 5CqBi9770vNRQwS6MZeAoIqHnLWV9kEQs0rOph2Sa70nMnf2zsvfK1wjM gSbjPURZSHaDilkos3FgQQObxMVJ7jqIOKwaO+q5CHleQWhMmYqLVeFSC RlAggUQKXIaqCp9HgWKhUph5bAAx59eBgM4IRSpBuXoQufI9o73h50K6O dNcgoUTIgVtwZdpiRxrlc/pgHNMCA4w7V1l5s05ouuUVmlO+4NMCFoWof VPINp7QZJmg/jo41l6DlEjTWIqdbwOhKGFvLna92Fu+Sto6VeVHkIvhZE w==; X-CSE-ConnectionGUID: R39sr4BDSryZnIS8eX1rNA== X-CSE-MsgGUID: DebohygxQ5uTiZmy4U8n5w== X-IronPort-AV: E=McAfee;i="6700,10204,11218"; a="45036888" X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="45036888" Received: from fmviesa007.fm.intel.com ([10.60.135.147]) by fmvoesa102.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:16:44 -0700 X-CSE-ConnectionGUID: Xu6mD+1MTzqf43B2iChpHw== X-CSE-MsgGUID: 6aVmDD82Q/+R9d2iYG+B8Q== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="75309039" Received: from ldmartin-desk2.corp.intel.com (HELO localhost) ([10.125.110.112]) by fmviesa007-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:16:41 -0700 From: ira.weiny@intel.com Date: Mon, 07 Oct 2024 18:16:16 -0500 Subject: [PATCH v4 10/28] cxl/region: Add dynamic capacity decoder and region modes Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241007-dcd-type2-upstream-v4-10-c261ee6eeded@intel.com> References: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> In-Reply-To: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> To: Dave Jiang , Fan Ni , Jonathan Cameron , Navneet Singh , Jonathan Corbet , Andrew Morton Cc: Dan Williams , Davidlohr Bueso , Alison Schofield , Vishal Verma , Ira Weiny , linux-btrfs@vger.kernel.org, linux-cxl@vger.kernel.org, linux-doc@vger.kernel.org, nvdimm@lists.linux.dev, linux-kernel@vger.kernel.org X-Mailer: b4 0.15-dev-37811 X-Developer-Signature: v=1; a=ed25519-sha256; t=1728342968; l=3348; i=ira.weiny@intel.com; s=20221211; h=from:subject:message-id; bh=fr62Az6XMhCHzpt/LfqixRVGwuJGoTNo58Fjm3stTRE=; b=IC4UI8fBZIaA8guz+m47EPzWSlBYTRgAAozsTaRQ68dbUaR70A8Io/e8fHqxlcHHEiMo/FNTg UkzVO7DmLoHBvdBf4FuKSSnYzmjc6KyaQJh3yt3yJ7OI92CXMzH8HkG X-Developer-Key: i=ira.weiny@intel.com; a=ed25519; pk=noldbkG+Wp1qXRrrkfY1QJpDf7QsOEthbOT7vm0PqsE= From: Navneet Singh One or more decoders each pointing to a Dynamic Capacity (DC) partition form a CXL software region. The region mode reflects composition of that entire software region. Decoder mode reflects a specific DC partition. DC partitions are also known as DC regions per CXL specification r3.1. Define the new modes and helper functions required to make the association between these new modes. Reviewed-by: Jonathan Cameron Reviewed-by: Fan Ni Signed-off-by: Navneet Singh Co-developed-by: Ira Weiny Signed-off-by: Ira Weiny --- Changes: [iweiny: keep tags on simple patch] [Fan: s/partitions/partition/] [djiang: New wording for the commit message] [iweiny: reword commit message more] --- drivers/cxl/core/region.c | 4 ++++ drivers/cxl/cxl.h | 23 +++++++++++++++++++++++ 2 files changed, 27 insertions(+) diff --git a/drivers/cxl/core/region.c b/drivers/cxl/core/region.c index f3a56003edc1..ab00203f285a 100644 --- a/drivers/cxl/core/region.c +++ b/drivers/cxl/core/region.c @@ -1870,6 +1870,8 @@ static bool cxl_modes_compatible(enum cxl_region_mode= rmode, return true; if (rmode =3D=3D CXL_REGION_PMEM && dmode =3D=3D CXL_DECODER_PMEM) return true; + if (rmode =3D=3D CXL_REGION_DC && cxl_decoder_mode_is_dc(dmode)) + return true; =20 return false; } @@ -3239,6 +3241,8 @@ cxl_decoder_to_region_mode(enum cxl_decoder_mode mode) return CXL_REGION_RAM; case CXL_DECODER_PMEM: return CXL_REGION_PMEM; + case CXL_DECODER_DC0 ... CXL_DECODER_DC7: + return CXL_REGION_DC; case CXL_DECODER_MIXED: default: return CXL_REGION_MIXED; diff --git a/drivers/cxl/cxl.h b/drivers/cxl/cxl.h index 5d74eb4ffab3..f931ebdd36d0 100644 --- a/drivers/cxl/cxl.h +++ b/drivers/cxl/cxl.h @@ -370,6 +370,14 @@ enum cxl_decoder_mode { CXL_DECODER_NONE, CXL_DECODER_RAM, CXL_DECODER_PMEM, + CXL_DECODER_DC0, + CXL_DECODER_DC1, + CXL_DECODER_DC2, + CXL_DECODER_DC3, + CXL_DECODER_DC4, + CXL_DECODER_DC5, + CXL_DECODER_DC6, + CXL_DECODER_DC7, CXL_DECODER_MIXED, CXL_DECODER_DEAD, }; @@ -380,6 +388,14 @@ static inline const char *cxl_decoder_mode_name(enum c= xl_decoder_mode mode) [CXL_DECODER_NONE] =3D "none", [CXL_DECODER_RAM] =3D "ram", [CXL_DECODER_PMEM] =3D "pmem", + [CXL_DECODER_DC0] =3D "dc0", + [CXL_DECODER_DC1] =3D "dc1", + [CXL_DECODER_DC2] =3D "dc2", + [CXL_DECODER_DC3] =3D "dc3", + [CXL_DECODER_DC4] =3D "dc4", + [CXL_DECODER_DC5] =3D "dc5", + [CXL_DECODER_DC6] =3D "dc6", + [CXL_DECODER_DC7] =3D "dc7", [CXL_DECODER_MIXED] =3D "mixed", }; =20 @@ -388,10 +404,16 @@ static inline const char *cxl_decoder_mode_name(enum = cxl_decoder_mode mode) return "mixed"; } =20 +static inline bool cxl_decoder_mode_is_dc(enum cxl_decoder_mode mode) +{ + return (mode >=3D CXL_DECODER_DC0 && mode <=3D CXL_DECODER_DC7); +} + enum cxl_region_mode { CXL_REGION_NONE, CXL_REGION_RAM, CXL_REGION_PMEM, + CXL_REGION_DC, CXL_REGION_MIXED, }; =20 @@ -401,6 +423,7 @@ static inline const char *cxl_region_mode_name(enum cxl= _region_mode mode) [CXL_REGION_NONE] =3D "none", [CXL_REGION_RAM] =3D "ram", [CXL_REGION_PMEM] =3D "pmem", + [CXL_REGION_DC] =3D "dc", [CXL_REGION_MIXED] =3D "mixed", }; =20 --=20 2.46.0 From nobody Wed Nov 27 21:37:00 2024 Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.8]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9C8E21991C3; Mon, 7 Oct 2024 23:17:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.8 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343033; cv=none; b=SRCUJ5Pz0CsFk1b14qMRxTliMTZDeD3S+L77+cEpLjmTt6GHUi6gouOW5kzNHjxZn80pOu6TOG/EUT9WxKJUUP3bnhUqjq21AApOM3KT6lvdabRxI7OlB6kIu2rdg/l/FPaMbh8uzEysbrabJb7hNlUnqpNJ0qEjqiUPl0poU3Y= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343033; c=relaxed/simple; bh=d81qokaVaP1HU4jgDHr7l2xMzISghKZiYMCJp+z2Ghk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ZGM/IbS8flmATZBnGDSb9vxCkwD4cI0KQfqFRwZb3mfa/xBIal7TUzsMgHvwmcJjS1HXx9xM9iw2CdlMFcmkuE62Lh/qrphPETXErpxhTySoro7b8OQZN0MMOX4XRsjvUtpeNTyoKZvffeNFEjTmW5FpsNZgo0xenplNa5SrD68= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=Z2dMF2Lg; arc=none smtp.client-ip=192.198.163.8 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="Z2dMF2Lg" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1728343032; x=1759879032; h=from:date:subject:mime-version:content-transfer-encoding: message-id:references:in-reply-to:to:cc; bh=d81qokaVaP1HU4jgDHr7l2xMzISghKZiYMCJp+z2Ghk=; b=Z2dMF2Lg89WTnvKE7p0aiS3Kc1UKHT11KQJ5DGYchctZMNtxCSlc6LgI +EdJSxfc/tp2g8vo13fJy1+Sjo025aCHu8HbILCDVdN2mvGWJdGb6w6K9 vYc3k4xHnjLYiq+/+xm3x826lZdbmjKkiMZYrJM6Zg7hC1wj3XYzVKmQ/ fvfMf2dc+tCcDGkbdL5VwWZ/al4udeq+YtJJjCsLlU9JYzJ4bhRytrO86 LD0IK7PK10LlIle/xX3VUI86Mb4blNUvSUu0nrevt86Z5/cCjmA8pRgMi cdoiYv0/X/yWXsS9SE3olUQ0iPnNMtIHAKlbzOMP5j0Y027Pez8aQ4Hjf g==; X-CSE-ConnectionGUID: mF/5zN8URQmrcBE0cdiYjA== X-CSE-MsgGUID: 7xZsdjtSROyCuM0bEXY85g== X-IronPort-AV: E=McAfee;i="6700,10204,11218"; a="45036897" X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="45036897" Received: from fmviesa007.fm.intel.com ([10.60.135.147]) by fmvoesa102.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:16:48 -0700 X-CSE-ConnectionGUID: gYfaYytIQwKDsm1ddjIrJQ== X-CSE-MsgGUID: z0L/ATEGRsGlEv0XYUHjWg== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="75309063" Received: from ldmartin-desk2.corp.intel.com (HELO localhost) ([10.125.110.112]) by fmviesa007-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:16:44 -0700 From: ira.weiny@intel.com Date: Mon, 07 Oct 2024 18:16:17 -0500 Subject: [PATCH v4 11/28] cxl/hdm: Add dynamic capacity size support to endpoint decoders Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241007-dcd-type2-upstream-v4-11-c261ee6eeded@intel.com> References: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> In-Reply-To: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> To: Dave Jiang , Fan Ni , Jonathan Cameron , Navneet Singh , Jonathan Corbet , Andrew Morton Cc: Dan Williams , Davidlohr Bueso , Alison Schofield , Vishal Verma , Ira Weiny , linux-btrfs@vger.kernel.org, linux-cxl@vger.kernel.org, linux-doc@vger.kernel.org, nvdimm@lists.linux.dev, linux-kernel@vger.kernel.org X-Mailer: b4 0.15-dev-37811 X-Developer-Signature: v=1; a=ed25519-sha256; t=1728342968; l=13256; i=ira.weiny@intel.com; s=20221211; h=from:subject:message-id; bh=AKOUBR29/UkN+84Eyx/sDTP5H3ODQQSk62B0KPiHJuE=; b=K4WmGm8iuEtjenjeh+STr0L+uU9pQKubDqwjps1wO1L9OOIY0v8u4xy9dS/JZ/R4H0Ju370tY 8wzGILbjvssDN4oWaI5ytibsnTnAg6V/E52WZMNYhsYeZzP5duHLrsP X-Developer-Key: i=ira.weiny@intel.com; a=ed25519; pk=noldbkG+Wp1qXRrrkfY1QJpDf7QsOEthbOT7vm0PqsE= From: Navneet Singh To support Dynamic Capacity Devices (DCD) endpoint decoders will need to map DC partitions (regions). In addition to assigning the size of the DC partition, the decoder must assign any skip value from the previous decoder. This must be done within a contiguous DPA space. Two complications arise with Dynamic Capacity regions which did not exist with Ram and PMEM partitions. First, gaps in the DPA space can exist between and around the DC partitions. Second, the Linux resource tree does not allow a resource to be marked across existing nodes within a tree. For clarity, below is an example of an 60GB device with 10GB of RAM, 10GB of PMEM and 10GB for each of 2 DC partitions. The desired CXL mapping is 5GB of RAM, 5GB of PMEM, and 5GB of DC1. DPA RANGE (dpa_res) 0GB 10GB 20GB 30GB 40GB 50GB 60GB |----------|----------|----------|----------|----------|----------| RAM PMEM DC0 DC1 (ram_res) (pmem_res) (dc_res[0]) (dc_res[1]) |----------|----------| |----------| |----------| RAM PMEM DC1 |XXXXX|----|XXXXX|----|----------|----------|----------|XXXXX-----| 0GB 5GB 10GB 15GB 20GB 30GB 40GB 50GB 60GB The previous skip resource between RAM and PMEM was always a child of the RAM resource and fit nicely [see (S) below]. Because of this simplicity this skip resource reference was not stored in any CXL state. On release the skip range could be calculated based on the endpoint decoders stored values. Now when DC1 is being mapped 4 skip resources must be created as children. One for the PMEM resource (A), two of the parent DPA resource (B,D), and one more child of the DC0 resource (C). 0GB 10GB 20GB 30GB 40GB 50GB 60GB |----------|----------|----------|----------|----------|----------| | | |----------|----------| | |----------| | |----------| | | | | | (S) (A) (B) (C) (D) v v v v v |XXXXX|----|XXXXX|----|----------|----------|----------|XXXXX-----| skip skip skip skip skip Expand the calculation of DPA free space and enhance the logic to support this more complex skipping. To track the potential of multiple skip resources an xarray is attached to the endpoint decoder. The existing algorithm between RAM and PMEM is consolidated within the new one to streamline the code even though the result is the storage of a single skip resource in the xarray. Signed-off-by: Navneet Singh Co-developed-by: Ira Weiny Signed-off-by: Ira Weiny Reviewed-by: Jonathan Cameron --- Changes: [djiang: s/skip_res/skip_xa/] --- drivers/cxl/core/hdm.c | 196 ++++++++++++++++++++++++++++++++++++++++++++= ---- drivers/cxl/core/port.c | 2 + drivers/cxl/cxl.h | 2 + 3 files changed, 184 insertions(+), 16 deletions(-) diff --git a/drivers/cxl/core/hdm.c b/drivers/cxl/core/hdm.c index 3df10517a327..8c7f941eaba1 100644 --- a/drivers/cxl/core/hdm.c +++ b/drivers/cxl/core/hdm.c @@ -223,6 +223,25 @@ void cxl_dpa_debug(struct seq_file *file, struct cxl_d= ev_state *cxlds) } EXPORT_SYMBOL_NS_GPL(cxl_dpa_debug, CXL); =20 +static void cxl_skip_release(struct cxl_endpoint_decoder *cxled) +{ + struct cxl_dev_state *cxlds =3D cxled_to_memdev(cxled)->cxlds; + struct cxl_port *port =3D cxled_to_port(cxled); + struct device *dev =3D &port->dev; + unsigned long index; + void *entry; + + xa_for_each(&cxled->skip_xa, index, entry) { + struct resource *res =3D entry; + + dev_dbg(dev, "decoder%d.%d: releasing skipped space; %pr\n", + port->id, cxled->cxld.id, res); + __release_region(&cxlds->dpa_res, res->start, + resource_size(res)); + xa_erase(&cxled->skip_xa, index); + } +} + /* * Must be called in a context that synchronizes against this decoder's * port ->remove() callback (like an endpoint decoder sysfs attribute) @@ -233,15 +252,11 @@ static void __cxl_dpa_release(struct cxl_endpoint_dec= oder *cxled) struct cxl_port *port =3D cxled_to_port(cxled); struct cxl_dev_state *cxlds =3D cxlmd->cxlds; struct resource *res =3D cxled->dpa_res; - resource_size_t skip_start; =20 lockdep_assert_held_write(&cxl_dpa_rwsem); =20 - /* save @skip_start, before @res is released */ - skip_start =3D res->start - cxled->skip; __release_region(&cxlds->dpa_res, res->start, resource_size(res)); - if (cxled->skip) - __release_region(&cxlds->dpa_res, skip_start, cxled->skip); + cxl_skip_release(cxled); cxled->skip =3D 0; cxled->dpa_res =3D NULL; put_device(&cxled->cxld.dev); @@ -268,6 +283,105 @@ static void devm_cxl_dpa_release(struct cxl_endpoint_= decoder *cxled) __cxl_dpa_release(cxled); } =20 +static int dc_mode_to_region_index(enum cxl_decoder_mode mode) +{ + return mode - CXL_DECODER_DC0; +} + +static int cxl_request_skip(struct cxl_endpoint_decoder *cxled, + resource_size_t skip_base, resource_size_t skip_len) +{ + struct cxl_dev_state *cxlds =3D cxled_to_memdev(cxled)->cxlds; + const char *name =3D dev_name(&cxled->cxld.dev); + struct cxl_port *port =3D cxled_to_port(cxled); + struct resource *dpa_res =3D &cxlds->dpa_res; + struct device *dev =3D &port->dev; + struct resource *res; + int rc; + + res =3D __request_region(dpa_res, skip_base, skip_len, name, 0); + if (!res) + return -EBUSY; + + rc =3D xa_insert(&cxled->skip_xa, skip_base, res, GFP_KERNEL); + if (rc) { + __release_region(dpa_res, skip_base, skip_len); + return rc; + } + + dev_dbg(dev, "decoder%d.%d: skipped space; %pr\n", + port->id, cxled->cxld.id, res); + return 0; +} + +static int cxl_reserve_dpa_skip(struct cxl_endpoint_decoder *cxled, + resource_size_t base, resource_size_t skipped) +{ + struct cxl_memdev *cxlmd =3D cxled_to_memdev(cxled); + struct cxl_port *port =3D cxled_to_port(cxled); + struct cxl_dev_state *cxlds =3D cxlmd->cxlds; + resource_size_t skip_base =3D base - skipped; + struct device *dev =3D &port->dev; + resource_size_t skip_len =3D 0; + int rc, index; + + if (resource_size(&cxlds->ram_res) && skip_base <=3D cxlds->ram_res.end) { + skip_len =3D cxlds->ram_res.end - skip_base + 1; + rc =3D cxl_request_skip(cxled, skip_base, skip_len); + if (rc) + return rc; + skip_base +=3D skip_len; + } + + if (skip_base =3D=3D base) { + dev_dbg(dev, "skip done ram!\n"); + return 0; + } + + if (resource_size(&cxlds->pmem_res) && + skip_base <=3D cxlds->pmem_res.end) { + skip_len =3D cxlds->pmem_res.end - skip_base + 1; + rc =3D cxl_request_skip(cxled, skip_base, skip_len); + if (rc) + return rc; + skip_base +=3D skip_len; + } + + index =3D dc_mode_to_region_index(cxled->mode); + for (int i =3D 0; i <=3D index; i++) { + struct resource *dcr =3D &cxlds->dc_res[i]; + + if (skip_base < dcr->start) { + skip_len =3D dcr->start - skip_base; + rc =3D cxl_request_skip(cxled, skip_base, skip_len); + if (rc) + return rc; + skip_base +=3D skip_len; + } + + if (skip_base =3D=3D base) { + dev_dbg(dev, "skip done DC region %d!\n", i); + break; + } + + if (resource_size(dcr) && skip_base <=3D dcr->end) { + if (skip_base > base) { + dev_err(dev, "Skip error DC region %d; skip_base %pa; base %pa\n", + i, &skip_base, &base); + return -ENXIO; + } + + skip_len =3D dcr->end - skip_base + 1; + rc =3D cxl_request_skip(cxled, skip_base, skip_len); + if (rc) + return rc; + skip_base +=3D skip_len; + } + } + + return 0; +} + static int __cxl_dpa_reserve(struct cxl_endpoint_decoder *cxled, resource_size_t base, resource_size_t len, resource_size_t skipped) @@ -305,13 +419,12 @@ static int __cxl_dpa_reserve(struct cxl_endpoint_deco= der *cxled, } =20 if (skipped) { - res =3D __request_region(&cxlds->dpa_res, base - skipped, skipped, - dev_name(&cxled->cxld.dev), 0); - if (!res) { - dev_dbg(dev, - "decoder%d.%d: failed to reserve skipped space\n", - port->id, cxled->cxld.id); - return -EBUSY; + int rc =3D cxl_reserve_dpa_skip(cxled, base, skipped); + + if (rc) { + dev_dbg(dev, "decoder%d.%d: failed to reserve skipped space; %pa - %pa\= n", + port->id, cxled->cxld.id, &base, &skipped); + return rc; } } res =3D __request_region(&cxlds->dpa_res, base, len, @@ -319,14 +432,20 @@ static int __cxl_dpa_reserve(struct cxl_endpoint_deco= der *cxled, if (!res) { dev_dbg(dev, "decoder%d.%d: failed to reserve allocation\n", port->id, cxled->cxld.id); - if (skipped) - __release_region(&cxlds->dpa_res, base - skipped, - skipped); + cxl_skip_release(cxled); return -EBUSY; } cxled->dpa_res =3D res; cxled->skip =3D skipped; =20 + for (int mode =3D CXL_DECODER_DC0; mode <=3D CXL_DECODER_DC7; mode++) { + int index =3D dc_mode_to_region_index(mode); + + if (resource_contains(&cxlds->dc_res[index], res)) { + cxled->mode =3D mode; + goto success; + } + } if (resource_contains(&cxlds->pmem_res, res)) cxled->mode =3D CXL_DECODER_PMEM; else if (resource_contains(&cxlds->ram_res, res)) @@ -337,6 +456,9 @@ static int __cxl_dpa_reserve(struct cxl_endpoint_decode= r *cxled, cxled->mode =3D CXL_DECODER_MIXED; } =20 +success: + dev_dbg(dev, "decoder%d.%d: %pr mode: %d\n", port->id, cxled->cxld.id, + cxled->dpa_res, cxled->mode); port->hdm_end++; get_device(&cxled->cxld.dev); return 0; @@ -466,8 +588,8 @@ int cxl_dpa_set_mode(struct cxl_endpoint_decoder *cxled, =20 int cxl_dpa_alloc(struct cxl_endpoint_decoder *cxled, unsigned long long s= ize) { - struct cxl_memdev *cxlmd =3D cxled_to_memdev(cxled); resource_size_t free_ram_start, free_pmem_start; + struct cxl_memdev *cxlmd =3D cxled_to_memdev(cxled); struct cxl_port *port =3D cxled_to_port(cxled); struct cxl_dev_state *cxlds =3D cxlmd->cxlds; struct device *dev =3D &cxled->cxld.dev; @@ -524,12 +646,54 @@ int cxl_dpa_alloc(struct cxl_endpoint_decoder *cxled,= unsigned long long size) else skip_end =3D start - 1; skip =3D skip_end - skip_start + 1; + } else if (cxl_decoder_mode_is_dc(cxled->mode)) { + int dc_index =3D dc_mode_to_region_index(cxled->mode); + + for (p =3D cxlds->dc_res[dc_index].child, last =3D NULL; p; p =3D p->sib= ling) + last =3D p; + + if (last) { + /* + * Some capacity in this DC partition is already allocated, + * that allocation already handled the skip. + */ + start =3D last->end + 1; + skip =3D 0; + } else { + /* Calculate skip */ + resource_size_t skip_start, skip_end; + + start =3D cxlds->dc_res[dc_index].start; + + if ((resource_size(&cxlds->pmem_res) =3D=3D 0) || !cxlds->pmem_res.chil= d) + skip_start =3D free_ram_start; + else + skip_start =3D free_pmem_start; + /* + * If any dc region is already mapped, then that allocation + * already handled the RAM and PMEM skip. Check for DC region + * skip. + */ + for (int i =3D dc_index - 1; i >=3D 0 ; i--) { + if (cxlds->dc_res[i].child) { + skip_start =3D cxlds->dc_res[i].child->end + 1; + break; + } + } + + skip_end =3D start - 1; + skip =3D skip_end - skip_start + 1; + } + avail =3D cxlds->dc_res[dc_index].end - start + 1; } else { dev_dbg(dev, "mode not set\n"); rc =3D -EINVAL; goto out; } =20 + dev_dbg(dev, "DPA Allocation start: %pa len: %#llx Skip: %pa\n", + &start, size, &skip); + if (size > avail) { dev_dbg(dev, "%pa exceeds available %s capacity: %pa\n", &size, cxl_decoder_mode_name(cxled->mode), &avail); diff --git a/drivers/cxl/core/port.c b/drivers/cxl/core/port.c index e666ec6a9085..85b912c11f04 100644 --- a/drivers/cxl/core/port.c +++ b/drivers/cxl/core/port.c @@ -419,6 +419,7 @@ static void cxl_endpoint_decoder_release(struct device = *dev) struct cxl_endpoint_decoder *cxled =3D to_cxl_endpoint_decoder(dev); =20 __cxl_decoder_release(&cxled->cxld); + xa_destroy(&cxled->skip_xa); kfree(cxled); } =20 @@ -1899,6 +1900,7 @@ struct cxl_endpoint_decoder *cxl_endpoint_decoder_all= oc(struct cxl_port *port) return ERR_PTR(-ENOMEM); =20 cxled->pos =3D -1; + xa_init(&cxled->skip_xa); cxld =3D &cxled->cxld; rc =3D cxl_decoder_init(port, cxld); if (rc) { diff --git a/drivers/cxl/cxl.h b/drivers/cxl/cxl.h index f931ebdd36d0..8b7099c38a40 100644 --- a/drivers/cxl/cxl.h +++ b/drivers/cxl/cxl.h @@ -446,6 +446,7 @@ enum cxl_decoder_state { * @cxld: base cxl_decoder_object * @dpa_res: actively claimed DPA span of this decoder * @skip: offset into @dpa_res where @cxld.hpa_range maps + * @skip_xa: array of skipped resources from the previous decoder end * @mode: which memory type / access-mode-partition this decoder targets * @state: autodiscovery state * @pos: interleave position in @cxld.region @@ -454,6 +455,7 @@ struct cxl_endpoint_decoder { struct cxl_decoder cxld; struct resource *dpa_res; resource_size_t skip; + struct xarray skip_xa; enum cxl_decoder_mode mode; enum cxl_decoder_state state; int pos; --=20 2.46.0 From nobody Wed Nov 27 21:37:00 2024 Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.8]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D729F19340A; Mon, 7 Oct 2024 23:17:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.8 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343033; cv=none; b=Rrx4WzpGnFf/SGRdeo0GG185RupoQ031lMin7gKqGcKmbWK98RmaS3yNXT7Krut4sY2ShPMDEn7AwskklmnA2Zo8ttYKQHFbUmKflnjMtavARLjR2nrvJhAy7DW/CbHtM/Vvz6iBQ0skNZ4wn5xwkVw5nRp4IIWWMNbQPnwiB4s= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343033; c=relaxed/simple; bh=KIDARv9C/pTmyCfO2S9Xd79mSlfA+k9JqDcB/epNNo8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=C7HOLqH2poL0XqyJGMVItN2MBsnFhmowOU6VSWkhJR97BvroFUqBsxuNKKFjSd30+hiqKH/T/LQo1MqeN+wGbrqZkZlGzdVse08vCwCuRsH7KviNKkId7+2MO6b4ePVlBExp583TobztAsxsnLRtRPF9kaglFPEEtxiUGZbi8e0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=OAa0XeO5; arc=none smtp.client-ip=192.198.163.8 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="OAa0XeO5" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1728343031; x=1759879031; h=from:date:subject:mime-version:content-transfer-encoding: message-id:references:in-reply-to:to:cc; bh=KIDARv9C/pTmyCfO2S9Xd79mSlfA+k9JqDcB/epNNo8=; b=OAa0XeO5v5G+i6jCN3royUVohHPKom/5vTOuNJbq/uULeqolmLaleJ56 oei2hOvNSAP7cOoHBrMscP4M4+ls090Tkb18enRtQaayC2AaRACKNJKyk H+VR/9CWc8igPsouo0VwNBSD8Ic5S1gdQ0ERgghVGjjDBZrqmFSOyrPXS 6M0fXnByl8nSW/Xo3YMICpnOVimFmUVNSY2y93KkAEW22epz0NAnO6Aeb 8ngKXTAsXIuu48qVnDrslYjYC2K2YXmbadz0ukaD0BETpeVzSYn4UitGY UzRRRwC3ccQ8mAc9aNKwxgy+1ffEKuI8c7JWhr1LujY1yM/XZbAP+edZh Q==; X-CSE-ConnectionGUID: pFPjeknwTS+eye4fuWWNXw== X-CSE-MsgGUID: s8fixKYuRhKEWuy+xOlOVA== X-IronPort-AV: E=McAfee;i="6700,10204,11218"; a="45036908" X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="45036908" Received: from fmviesa007.fm.intel.com ([10.60.135.147]) by fmvoesa102.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:16:50 -0700 X-CSE-ConnectionGUID: JXCQ9nUqQG290KCFAJgJdQ== X-CSE-MsgGUID: ypgP+KcNTzymaTO4P35fkQ== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="75309097" Received: from ldmartin-desk2.corp.intel.com (HELO localhost) ([10.125.110.112]) by fmviesa007-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:16:47 -0700 From: Ira Weiny Date: Mon, 07 Oct 2024 18:16:18 -0500 Subject: [PATCH v4 12/28] cxl/cdat: Gather DSMAS data for DCD regions Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241007-dcd-type2-upstream-v4-12-c261ee6eeded@intel.com> References: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> In-Reply-To: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> To: Dave Jiang , Fan Ni , Jonathan Cameron , Navneet Singh , Jonathan Corbet , Andrew Morton Cc: Dan Williams , Davidlohr Bueso , Alison Schofield , Vishal Verma , Ira Weiny , linux-btrfs@vger.kernel.org, linux-cxl@vger.kernel.org, linux-doc@vger.kernel.org, nvdimm@lists.linux.dev, linux-kernel@vger.kernel.org, Robert Moore , "Rafael J. Wysocki" , Len Brown , linux-acpi@vger.kernel.org, acpica-devel@lists.linux.dev X-Mailer: b4 0.15-dev-37811 X-Developer-Signature: v=1; a=ed25519-sha256; t=1728342968; l=5051; i=ira.weiny@intel.com; s=20221211; h=from:subject:message-id; bh=KIDARv9C/pTmyCfO2S9Xd79mSlfA+k9JqDcB/epNNo8=; b=i30jEbPdlKb2FUP3XXrKlgJq5yUSUjhPC2hh0aVlB0A0kndpZEFGyCFmDTOT8XciyvJCYstnn 1GVdzVOMRMkB4U8FhocWfVYElbyqeXabkgcEIYbTLWcGhYm9YvZWUFQ X-Developer-Key: i=ira.weiny@intel.com; a=ed25519; pk=noldbkG+Wp1qXRrrkfY1QJpDf7QsOEthbOT7vm0PqsE= Additional DCD region (partition) information is contained in the DSMAS CDAT tables, including performance, read only, and shareable attributes. Match DCD partitions with DSMAS tables and store the meta data. To: Robert Moore To: Rafael J. Wysocki To: Len Brown Cc: linux-acpi@vger.kernel.org Cc: acpica-devel@lists.linux.dev Signed-off-by: Ira Weiny Reviewed-by: Jonathan Cameron --- Changes: [iweiny: new patch] [iweiny: Gather shareable/read-only flags for later use] --- drivers/cxl/core/cdat.c | 38 ++++++++++++++++++++++++++++++++++++++ drivers/cxl/core/mbox.c | 2 ++ drivers/cxl/cxlmem.h | 3 +++ include/acpi/actbl1.h | 2 ++ 4 files changed, 45 insertions(+) diff --git a/drivers/cxl/core/cdat.c b/drivers/cxl/core/cdat.c index bd50bb655741..9b2f717a16e5 100644 --- a/drivers/cxl/core/cdat.c +++ b/drivers/cxl/core/cdat.c @@ -17,6 +17,8 @@ struct dsmas_entry { struct access_coordinate cdat_coord[ACCESS_COORDINATE_MAX]; int entries; int qos_class; + bool shareable; + bool read_only; }; =20 static u32 cdat_normalize(u16 entry, u64 base, u8 type) @@ -74,6 +76,8 @@ static int cdat_dsmas_handler(union acpi_subtable_headers= *header, void *arg, return -ENOMEM; =20 dent->handle =3D dsmas->dsmad_handle; + dent->shareable =3D dsmas->flags & ACPI_CDAT_DSMAS_SHAREABLE; + dent->read_only =3D dsmas->flags & ACPI_CDAT_DSMAS_READ_ONLY; dent->dpa_range.start =3D le64_to_cpu((__force __le64)dsmas->dpa_base_add= ress); dent->dpa_range.end =3D le64_to_cpu((__force __le64)dsmas->dpa_base_addre= ss) + le64_to_cpu((__force __le64)dsmas->dpa_length) - 1; @@ -255,6 +259,38 @@ static void update_perf_entry(struct device *dev, stru= ct dsmas_entry *dent, dent->coord[ACCESS_COORDINATE_CPU].write_latency); } =20 + +static void update_dcd_perf(struct cxl_dev_state *cxlds, + struct dsmas_entry *dent) +{ + struct cxl_memdev_state *mds =3D to_cxl_memdev_state(cxlds); + struct device *dev =3D cxlds->dev; + + for (int i =3D 0; i < mds->nr_dc_region; i++) { + /* CXL defines a u32 handle while cdat defines u8, ignore upper bits */ + u8 dc_handle =3D mds->dc_region[i].dsmad_handle & 0xff; + + if (resource_size(&cxlds->dc_res[i])) { + struct range dc_range =3D { + .start =3D cxlds->dc_res[i].start, + .end =3D cxlds->dc_res[i].end, + }; + + if (range_contains(&dent->dpa_range, &dc_range)) { + if (dent->handle !=3D dc_handle) + dev_warn(dev, "DC Region/DSMAS mis-matched handle/range; region %pra = (%u); dsmas %pra (%u)\n" + " setting DC region attributes regardless\n", + &dent->dpa_range, dent->handle, + &dc_range, dc_handle); + + mds->dc_region[i].shareable =3D dent->shareable; + mds->dc_region[i].read_only =3D dent->read_only; + update_perf_entry(dev, dent, &mds->dc_perf[i]); + } + } + } +} + static void cxl_memdev_set_qos_class(struct cxl_dev_state *cxlds, struct xarray *dsmas_xa) { @@ -278,6 +314,8 @@ static void cxl_memdev_set_qos_class(struct cxl_dev_sta= te *cxlds, else if (resource_size(&cxlds->pmem_res) && range_contains(&pmem_range, &dent->dpa_range)) update_perf_entry(dev, dent, &mds->pmem_perf); + else if (cxl_dcd_supported(mds)) + update_dcd_perf(cxlds, dent); else dev_dbg(dev, "no partition for dsmas dpa: %pra\n", &dent->dpa_range); diff --git a/drivers/cxl/core/mbox.c b/drivers/cxl/core/mbox.c index 4b51ddd1ff94..3ba465823564 100644 --- a/drivers/cxl/core/mbox.c +++ b/drivers/cxl/core/mbox.c @@ -1649,6 +1649,8 @@ struct cxl_memdev_state *cxl_memdev_state_create(stru= ct device *dev) mds->cxlds.type =3D CXL_DEVTYPE_CLASSMEM; mds->ram_perf.qos_class =3D CXL_QOS_CLASS_INVALID; mds->pmem_perf.qos_class =3D CXL_QOS_CLASS_INVALID; + for (int i =3D 0; i < CXL_MAX_DC_REGION; i++) + mds->dc_perf[i].qos_class =3D CXL_QOS_CLASS_INVALID; =20 return mds; } diff --git a/drivers/cxl/cxlmem.h b/drivers/cxl/cxlmem.h index 0690b917b1e0..c3b889a586d8 100644 --- a/drivers/cxl/cxlmem.h +++ b/drivers/cxl/cxlmem.h @@ -466,6 +466,8 @@ struct cxl_dc_region_info { u64 blk_size; u32 dsmad_handle; u8 flags; + bool shareable; + bool read_only; u8 name[CXL_DC_REGION_STRLEN]; }; =20 @@ -533,6 +535,7 @@ struct cxl_memdev_state { =20 u8 nr_dc_region; struct cxl_dc_region_info dc_region[CXL_MAX_DC_REGION]; + struct cxl_dpa_perf dc_perf[CXL_MAX_DC_REGION]; =20 struct cxl_event_state event; struct cxl_poison_state poison; diff --git a/include/acpi/actbl1.h b/include/acpi/actbl1.h index 199afc2cd122..387fc821703a 100644 --- a/include/acpi/actbl1.h +++ b/include/acpi/actbl1.h @@ -403,6 +403,8 @@ struct acpi_cdat_dsmas { /* Flags for subtable above */ =20 #define ACPI_CDAT_DSMAS_NON_VOLATILE (1 << 2) +#define ACPI_CDAT_DSMAS_SHAREABLE (1 << 3) +#define ACPI_CDAT_DSMAS_READ_ONLY (1 << 6) =20 /* Subtable 1: Device scoped Latency and Bandwidth Information Structure (= DSLBIS) */ =20 --=20 2.46.0 From nobody Wed Nov 27 21:37:00 2024 Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.8]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EA7A918CBFD; Mon, 7 Oct 2024 23:17:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.8 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343037; cv=none; b=Kmt2rD5Ay8C6osqlG4gB2NNyw4xCV5KwgWbyx8h27/b0EOB+31tGY61jy/Y9K08b4uDVYCl+wz9yimc9ovG7mt1iP6xDMBFbY2rZvSH/to3rUWWXGwNvtUWxdSCaJ5OpRuix/VfhcLLALwMSmqu7R7ZZ8vHBoeXfjTRZ/E1kGlI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343037; c=relaxed/simple; bh=I0ZAbMgV2otcNfQh3EcfteK8gPIcaI9eNkGtF2GytF8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=DV2ovEe9KMvial+KArVBVa0xRjaR3XJcGYHfCVSQIwW7cPlZ/by1pmGf9bEaXSfMQae7cIijNOQqAwxaXNubESKhs6F6OwVmGu5LgedkKUCMYEEBa1yzcLBEcYOAKMEQ61jUnmWw/sAI6XhxEnzBKivrNOD0G43J4JP4qLCPwY0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=dH3xG4V7; arc=none smtp.client-ip=192.198.163.8 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="dH3xG4V7" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1728343034; x=1759879034; h=from:date:subject:mime-version:content-transfer-encoding: message-id:references:in-reply-to:to:cc; bh=I0ZAbMgV2otcNfQh3EcfteK8gPIcaI9eNkGtF2GytF8=; b=dH3xG4V7Z4Amcnm7MeLv5BLlKNWn/G0dBNg/pNEWWSDJG5o2kGOWOkgC WNsmvSg6aAM7h6pYzQjh6LsAXjSv8PrEvof/+evXPoinpSQDgXWi4tO4/ uni9tSmt9uuB38WCMigwCO8Yy/xe2rMU0HGi+dOfqUn/iyuT2EbdLtUkG dM1arQYmzVidkkzrcta8mMxQo/LYgy7GyOavU8IqvTrb2vYw8UMe3dAgs bGFSFWhVY7l2vk+C4A4U3dUQYj6nWqUmv3W5Hb97IJhI5lnHRc+OIp6ag 8B0V/UJv6YsSvbQkURBKAdYLgBZU9YkfyrX/9tTJ5s/AL+IEl9HdXZnzt A==; X-CSE-ConnectionGUID: 9fUSxqshSU2UZamZ/+s6Hw== X-CSE-MsgGUID: IE9ck48fTdOchxLfYdZVBA== X-IronPort-AV: E=McAfee;i="6700,10204,11218"; a="45036918" X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="45036918" Received: from fmviesa007.fm.intel.com ([10.60.135.147]) by fmvoesa102.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:16:53 -0700 X-CSE-ConnectionGUID: CMDbu9WvTCqYAyvmDgwVAg== X-CSE-MsgGUID: /Ps28Cl+QHWnJPvToRt7jg== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="75309111" Received: from ldmartin-desk2.corp.intel.com (HELO localhost) ([10.125.110.112]) by fmviesa007-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:16:50 -0700 From: ira.weiny@intel.com Date: Mon, 07 Oct 2024 18:16:19 -0500 Subject: [PATCH v4 13/28] cxl/mem: Expose DCD partition capabilities in sysfs Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241007-dcd-type2-upstream-v4-13-c261ee6eeded@intel.com> References: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> In-Reply-To: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> To: Dave Jiang , Fan Ni , Jonathan Cameron , Navneet Singh , Jonathan Corbet , Andrew Morton Cc: Dan Williams , Davidlohr Bueso , Alison Schofield , Vishal Verma , Ira Weiny , linux-btrfs@vger.kernel.org, linux-cxl@vger.kernel.org, linux-doc@vger.kernel.org, nvdimm@lists.linux.dev, linux-kernel@vger.kernel.org X-Mailer: b4 0.15-dev-37811 X-Developer-Signature: v=1; a=ed25519-sha256; t=1728342968; l=8416; i=ira.weiny@intel.com; s=20221211; h=from:subject:message-id; bh=rasv04aJpGFTO/AOxfFKRee4+yO+8zO1yJogVVWRuYs=; b=S/XMtvpR6yhSciT7hPThkBKdCqDXaqdl65AK+jNTymooTIcTmVu9rZ7bmxoBtk8fR8TpPqbIQ 2nM4pwbyReTBp9c7oMy1pvgfDuw/6e3Wih9ryjRUsne4m9neNF+sS3z X-Developer-Key: i=ira.weiny@intel.com; a=ed25519; pk=noldbkG+Wp1qXRrrkfY1QJpDf7QsOEthbOT7vm0PqsE= From: Navneet Singh To properly configure CXL regions on Dynamic Capacity Devices (DCD), user space will need to know the details of the DC partitions available. Expose dynamic capacity capabilities through sysfs. Signed-off-by: Navneet Singh Co-developed-by: Ira Weiny Signed-off-by: Ira Weiny Reviewed-by: Jonathan Cameron --- Changes: [iweiny: Change .../memX/dc/* to .../memX/dcY/*] [iweiny: add read only and shareable attributes from DSMAS] [djiang: Split sysfs docs] [iweiny: Adjust sysfs doc dates] [iweiny: Add qos details] --- Documentation/ABI/testing/sysfs-bus-cxl | 45 ++++++++++++ drivers/cxl/core/memdev.c | 126 ++++++++++++++++++++++++++++= ++++ 2 files changed, 171 insertions(+) diff --git a/Documentation/ABI/testing/sysfs-bus-cxl b/Documentation/ABI/te= sting/sysfs-bus-cxl index 3f5627a1210a..b865eefdb74c 100644 --- a/Documentation/ABI/testing/sysfs-bus-cxl +++ b/Documentation/ABI/testing/sysfs-bus-cxl @@ -54,6 +54,51 @@ Description: identically named field in the Identify Memory Device Output Payload in the CXL-2.0 specification. =20 +What: /sys/bus/cxl/devices/memX/dcY/size +Date: December, 2024 +KernelVersion: v6.13 +Contact: linux-cxl@vger.kernel.org +Description: + (RO) Dynamic Capacity (DC) region information. Devices only + export dcY if DCD partition Y is supported. + dcY/size is the size of each of those partitions. + +What: /sys/bus/cxl/devices/memX/dcY/read_only +Date: December, 2024 +KernelVersion: v6.13 +Contact: linux-cxl@vger.kernel.org +Description: + (RO) Dynamic Capacity (DC) region information. Devices only + export dcY if DCD partition Y is supported. + dcY/read_only indicates true if the region is exported + read_only from the device. + +What: /sys/bus/cxl/devices/memX/dcY/shareable +Date: December, 2024 +KernelVersion: v6.13 +Contact: linux-cxl@vger.kernel.org +Description: + (RO) Dynamic Capacity (DC) region information. Devices only + export dcY if DCD partition Y is supported. + dcY/shareable indicates true if the region is exported + shareable from the device. + +What: /sys/bus/cxl/devices/memX/dcY/qos_class +Date: December, 2024 +KernelVersion: v6.13 +Contact: linux-cxl@vger.kernel.org +Description: + (RO) Dynamic Capacity (DC) region information. Devices only + export dcY if DCD partition Y is supported. For CXL host + platforms that support "QoS Telemmetry" this attribute conveys + a comma delimited list of platform specific cookies that + identifies a QoS performance class for the persistent partition + of the CXL mem device. These class-ids can be compared against + a similar "qos_class" published for a root decoder. While it is + not required that the endpoints map their local memory-class to + a matching platform class, mismatches are not recommended and + there are platform specific performance related side-effects + that may result. First class-id is displayed. =20 What: /sys/bus/cxl/devices/memX/pmem/qos_class Date: May, 2023 diff --git a/drivers/cxl/core/memdev.c b/drivers/cxl/core/memdev.c index 84fefb76dafa..2565b10a769c 100644 --- a/drivers/cxl/core/memdev.c +++ b/drivers/cxl/core/memdev.c @@ -2,6 +2,7 @@ /* Copyright(c) 2020 Intel Corporation. */ =20 #include +#include #include #include #include @@ -449,6 +450,123 @@ static struct attribute *cxl_memdev_security_attribut= es[] =3D { NULL, }; =20 +static ssize_t show_size_dcN(struct cxl_memdev *cxlmd, char *buf, int pos) +{ + struct cxl_memdev_state *mds =3D to_cxl_memdev_state(cxlmd->cxlds); + + return sysfs_emit(buf, "%#llx\n", mds->dc_region[pos].decode_len); +} + +static ssize_t show_read_only_dcN(struct cxl_memdev *cxlmd, char *buf, int= pos) +{ + struct cxl_memdev_state *mds =3D to_cxl_memdev_state(cxlmd->cxlds); + + return sysfs_emit(buf, "%s\n", + str_false_true(mds->dc_region[pos].read_only)); +} + +static ssize_t show_shareable_dcN(struct cxl_memdev *cxlmd, char *buf, int= pos) +{ + struct cxl_memdev_state *mds =3D to_cxl_memdev_state(cxlmd->cxlds); + + return sysfs_emit(buf, "%s\n", + str_false_true(mds->dc_region[pos].shareable)); +} + +static ssize_t show_qos_class_dcN(struct cxl_memdev *cxlmd, char *buf, int= pos) +{ + struct cxl_memdev_state *mds =3D to_cxl_memdev_state(cxlmd->cxlds); + + return sysfs_emit(buf, "%d\n", mds->dc_perf[pos].qos_class); +} + +#define CXL_MEMDEV_DC_ATTR_GROUP(n) \ +static ssize_t dc##n##_size_show(struct device *dev, \ + struct device_attribute *attr, \ + char *buf) \ +{ \ + return show_size_dcN(to_cxl_memdev(dev), buf, (n)); \ +} \ +struct device_attribute dc##n##_size =3D { \ + .attr =3D { .name =3D "size", .mode =3D 0444 }, \ + .show =3D dc##n##_size_show, \ +}; \ +static ssize_t dc##n##_read_only_show(struct device *dev, \ + struct device_attribute *attr, \ + char *buf) \ +{ \ + return show_read_only_dcN(to_cxl_memdev(dev), buf, (n)); \ +} \ +struct device_attribute dc##n##_read_only =3D { \ + .attr =3D { .name =3D "read_only", .mode =3D 0444 }, \ + .show =3D dc##n##_read_only_show, \ +}; \ +static ssize_t dc##n##_shareable_show(struct device *dev, \ + struct device_attribute *attr, \ + char *buf) \ +{ \ + return show_shareable_dcN(to_cxl_memdev(dev), buf, (n)); \ +} \ +struct device_attribute dc##n##_shareable =3D { \ + .attr =3D { .name =3D "shareable", .mode =3D 0444 }, \ + .show =3D dc##n##_shareable_show, \ +}; \ +static ssize_t dc##n##_qos_class_show(struct device *dev, \ + struct device_attribute *attr, \ + char *buf) \ +{ \ + return show_qos_class_dcN(to_cxl_memdev(dev), buf, (n)); \ +} \ +struct device_attribute dc##n##_qos_class =3D { \ + .attr =3D { .name =3D "qos_class", .mode =3D 0444 }, \ + .show =3D dc##n##_qos_class_show, \ +}; \ +static struct attribute *cxl_memdev_dc##n##_attributes[] =3D { \ + &dc##n##_size.attr, \ + &dc##n##_read_only.attr, \ + &dc##n##_shareable.attr, \ + &dc##n##_qos_class.attr, \ + NULL, \ +}; \ +static umode_t cxl_memdev_dc##n##_attr_visible(struct kobject *kobj, \ + struct attribute *a, \ + int pos) \ +{ \ + struct device *dev =3D kobj_to_dev(kobj); \ + struct cxl_memdev *cxlmd =3D to_cxl_memdev(dev); \ + struct cxl_memdev_state *mds =3D to_cxl_memdev_state(cxlmd->cxlds); \ + \ + /* Not a memory device */ \ + if (!mds) \ + return 0; \ + return a->mode; \ +} \ +static umode_t cxl_memdev_dc##n##_group_visible(struct kobject *kobj) \ +{ \ + struct device *dev =3D kobj_to_dev(kobj); \ + struct cxl_memdev *cxlmd =3D to_cxl_memdev(dev); \ + struct cxl_memdev_state *mds =3D to_cxl_memdev_state(cxlmd->cxlds); \ + \ + /* Not a memory device or partition not supported */ \ + if (!mds || n >=3D mds->nr_dc_region) \ + return false; \ + return true; \ +} \ +DEFINE_SYSFS_GROUP_VISIBLE(cxl_memdev_dc##n); \ +static struct attribute_group cxl_memdev_dc##n##_group =3D { \ + .name =3D "dc"#n, \ + .attrs =3D cxl_memdev_dc##n##_attributes, \ + .is_visible =3D SYSFS_GROUP_VISIBLE(cxl_memdev_dc##n), \ +} +CXL_MEMDEV_DC_ATTR_GROUP(0); +CXL_MEMDEV_DC_ATTR_GROUP(1); +CXL_MEMDEV_DC_ATTR_GROUP(2); +CXL_MEMDEV_DC_ATTR_GROUP(3); +CXL_MEMDEV_DC_ATTR_GROUP(4); +CXL_MEMDEV_DC_ATTR_GROUP(5); +CXL_MEMDEV_DC_ATTR_GROUP(6); +CXL_MEMDEV_DC_ATTR_GROUP(7); + static umode_t cxl_memdev_visible(struct kobject *kobj, struct attribute *= a, int n) { @@ -525,6 +643,14 @@ static struct attribute_group cxl_memdev_security_attr= ibute_group =3D { }; =20 static const struct attribute_group *cxl_memdev_attribute_groups[] =3D { + &cxl_memdev_dc0_group, + &cxl_memdev_dc1_group, + &cxl_memdev_dc2_group, + &cxl_memdev_dc3_group, + &cxl_memdev_dc4_group, + &cxl_memdev_dc5_group, + &cxl_memdev_dc6_group, + &cxl_memdev_dc7_group, &cxl_memdev_attribute_group, &cxl_memdev_ram_attribute_group, &cxl_memdev_pmem_attribute_group, --=20 2.46.0 From nobody Wed Nov 27 21:37:00 2024 Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.8]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A7BCD193061; Mon, 7 Oct 2024 23:17:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.8 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343039; cv=none; b=tXNCrkRv0HsxcDwmCeZ9RDfijxXAxX+9aCsreAIgjhZxjcCb7yGAiV4VQUD8H+SkhAaJZpNULQDQaM8OYeS8eHIu50B7JX7gAYGQRX64fjghCKqD13OImpkTXMAd/qk4KpX0JTr/eSjdIDN6Fls0tufKd9x1z+g7zhz4heCUST8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343039; c=relaxed/simple; bh=qM1m2pUoXc1sppU1JLZj43ZFqNMSdAopy9UnAspqefc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=bv6nbRKspKJ4yxns4JobsED4ryrFTbW4pyFLoAtnn383s3pFGszhAutxLM0b/NTsArvhEdvJIII5Dlc9v7mQ/nX+Dtsao5Q6KG6QUHGAH5F1CyTR901ttAqGmim3gKlRL+LgTJlyCSGxuZEv75M1ueqV9I3fMRIWOEhGlHLA9XU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=mlGsR9N0; arc=none smtp.client-ip=192.198.163.8 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="mlGsR9N0" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1728343038; x=1759879038; h=from:date:subject:mime-version:content-transfer-encoding: message-id:references:in-reply-to:to:cc; bh=qM1m2pUoXc1sppU1JLZj43ZFqNMSdAopy9UnAspqefc=; b=mlGsR9N0sc8ZDjm771rhcBPnis9wIwqsJOygpGNjj1xI+FWtdx9wEBgO B8BqPVEEPC9PILSF8Ie3YbYQmFSqR9F0MiCyAG9WLQp+E9DAQx1emy9qF iUH0idT2Bb1rJ+dXQ/hrmEvB5A0+3gvZEOTv9p9DbPrNZAJsdPg9wQ9Ql HetE6ii4xT2qniGaRbwu2GEEzAN6omfQGOMDZ7hr7T5lPmNvZ5tz/2DWy 5BZW04lGBMzgu+dqfdOR0PWQWZyH7Fv55D4FmBrayEdNuEzO7DfoNzM2W 9ccjLaUp0bYiigEXh4x50t5MmFBMb+velEfj3tMBSIO0j9Qk56X2YdpxE Q==; X-CSE-ConnectionGUID: u6HWV/iuSBCSoKUH9ztmcg== X-CSE-MsgGUID: 6Ddg85hxT5S3aKXpJl/Jrg== X-IronPort-AV: E=McAfee;i="6700,10204,11218"; a="45036933" X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="45036933" Received: from fmviesa007.fm.intel.com ([10.60.135.147]) by fmvoesa102.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:16:56 -0700 X-CSE-ConnectionGUID: Dt9TywtCSseXAQLBDOVlYw== X-CSE-MsgGUID: DScO9GQAQNqI8BhRan2C2w== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="75309125" Received: from ldmartin-desk2.corp.intel.com (HELO localhost) ([10.125.110.112]) by fmviesa007-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:16:53 -0700 From: ira.weiny@intel.com Date: Mon, 07 Oct 2024 18:16:20 -0500 Subject: [PATCH v4 14/28] cxl/port: Add endpoint decoder DC mode support to sysfs Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241007-dcd-type2-upstream-v4-14-c261ee6eeded@intel.com> References: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> In-Reply-To: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> To: Dave Jiang , Fan Ni , Jonathan Cameron , Navneet Singh , Jonathan Corbet , Andrew Morton Cc: Dan Williams , Davidlohr Bueso , Alison Schofield , Vishal Verma , Ira Weiny , linux-btrfs@vger.kernel.org, linux-cxl@vger.kernel.org, linux-doc@vger.kernel.org, nvdimm@lists.linux.dev, linux-kernel@vger.kernel.org X-Mailer: b4 0.15-dev-37811 X-Developer-Signature: v=1; a=ed25519-sha256; t=1728342968; l=6365; i=ira.weiny@intel.com; s=20221211; h=from:subject:message-id; bh=Wwal7/W3GJZGdURNsctdKcS4fKs7rhYXMIZP02QRH3o=; b=zdEvJtKSunr0PYy8vb9F9YYsIOWBWEPxjtGNZRbAxN3Rf+sbfGW1Yv5dkQ54KwwT/BTgO7Jnr E5y0bPWJHm4B1ovwrsmGjlnFd32E1R9YcDePGRW4w0j81Ifygsdcoxt X-Developer-Key: i=ira.weiny@intel.com; a=ed25519; pk=noldbkG+Wp1qXRrrkfY1QJpDf7QsOEthbOT7vm0PqsE= From: Navneet Singh Endpoint decoder mode is used to represent the partition the decoder points to such as ram or pmem. Expand the mode to allow a decoder to point to a specific DC partition (Region). Signed-off-by: Navneet Singh Co-developed-by: Ira Weiny Signed-off-by: Ira Weiny --- Changes: [iweiny: prevent creation of region on shareable DC partitions] [Fan: change mode range logic] [Fan: use !resource_size()] [djiang: use the static mode name string array in mode_store()] [Jonathan: remove rc check from mode to region index] [Jonathan: clarify decoder mode 'mixed'] [djbw: drop cleanup patch and just follow the convention in cxl_dpa_set_mod= e()] [fan: make dcd resource size check similar to other partitions] [djbw, jonathan, fan: remove mode range check from dc_mode_to_region_index] [iweiny: push sysfs versions to 6.12] --- Documentation/ABI/testing/sysfs-bus-cxl | 21 ++++++++++---------- drivers/cxl/core/hdm.c | 17 ++++++++++++++++ drivers/cxl/core/port.c | 10 +++++----- drivers/cxl/cxl.h | 35 ++++++++++++++++++-----------= ---- 4 files changed, 52 insertions(+), 31 deletions(-) diff --git a/Documentation/ABI/testing/sysfs-bus-cxl b/Documentation/ABI/te= sting/sysfs-bus-cxl index b865eefdb74c..661dab99183f 100644 --- a/Documentation/ABI/testing/sysfs-bus-cxl +++ b/Documentation/ABI/testing/sysfs-bus-cxl @@ -361,23 +361,24 @@ Description: =20 =20 What: /sys/bus/cxl/devices/decoderX.Y/mode -Date: May, 2022 -KernelVersion: v6.0 +Date: May, 2022, October 2024 +KernelVersion: v6.0, v6.12 (dcY) Contact: linux-cxl@vger.kernel.org Description: (RW) When a CXL decoder is of devtype "cxl_decoder_endpoint" it translates from a host physical address range, to a device local address range. Device-local address ranges are further split - into a 'ram' (volatile memory) range and 'pmem' (persistent - memory) range. The 'mode' attribute emits one of 'ram', 'pmem', - 'mixed', or 'none'. The 'mixed' indication is for error cases - when a decoder straddles the volatile/persistent partition - boundary, and 'none' indicates the decoder is not actively - decoding, or no DPA allocation policy has been set. + into a 'ram' (volatile memory) range, 'pmem' (persistent + memory) range, or Dynamic Capacity (DC) range. The 'mode' + attribute emits one of 'ram', 'pmem', 'dcY', 'mixed', or + 'none'. The 'mixed' indication is for error cases when a + decoder straddles partition boundaries, and 'none' indicates + the decoder is not actively decoding, or no DPA allocation + policy has been set. =20 'mode' can be written, when the decoder is in the 'disabled' - state, with either 'ram' or 'pmem' to set the boundaries for the - next allocation. + state, with 'ram', 'pmem', or 'dcY' to set the boundaries for + the next allocation. =20 =20 What: /sys/bus/cxl/devices/decoderX.Y/dpa_resource diff --git a/drivers/cxl/core/hdm.c b/drivers/cxl/core/hdm.c index 8c7f941eaba1..b368babb55d9 100644 --- a/drivers/cxl/core/hdm.c +++ b/drivers/cxl/core/hdm.c @@ -551,6 +551,7 @@ int cxl_dpa_set_mode(struct cxl_endpoint_decoder *cxled, switch (mode) { case CXL_DECODER_RAM: case CXL_DECODER_PMEM: + case CXL_DECODER_DC0 ... CXL_DECODER_DC7: break; default: dev_dbg(dev, "unsupported mode: %d\n", mode); @@ -578,6 +579,22 @@ int cxl_dpa_set_mode(struct cxl_endpoint_decoder *cxle= d, goto out; } =20 + if (mode >=3D CXL_DECODER_DC0 && mode <=3D CXL_DECODER_DC7) { + struct cxl_memdev_state *mds =3D to_cxl_memdev_state(cxlds); + + rc =3D dc_mode_to_region_index(mode); + if (!resource_size(&cxlds->dc_res[rc])) { + dev_dbg(dev, "no available dynamic capacity\n"); + rc =3D -ENXIO; + goto out; + } + if (mds->dc_region[rc].shareable) { + dev_err(dev, "DC region %d is shareable\n", rc); + rc =3D -EINVAL; + goto out; + } + } + cxled->mode =3D mode; rc =3D 0; out: diff --git a/drivers/cxl/core/port.c b/drivers/cxl/core/port.c index 85b912c11f04..23b4f266a83a 100644 --- a/drivers/cxl/core/port.c +++ b/drivers/cxl/core/port.c @@ -205,11 +205,11 @@ static ssize_t mode_store(struct device *dev, struct = device_attribute *attr, enum cxl_decoder_mode mode; ssize_t rc; =20 - if (sysfs_streq(buf, "pmem")) - mode =3D CXL_DECODER_PMEM; - else if (sysfs_streq(buf, "ram")) - mode =3D CXL_DECODER_RAM; - else + for (mode =3D CXL_DECODER_RAM; mode < CXL_DECODER_MIXED; mode++) + if (sysfs_streq(buf, cxl_decoder_mode_names[mode])) + break; + + if (mode >=3D CXL_DECODER_MIXED) return -EINVAL; =20 rc =3D cxl_dpa_set_mode(cxled, mode); diff --git a/drivers/cxl/cxl.h b/drivers/cxl/cxl.h index 8b7099c38a40..cbaacbe0f36d 100644 --- a/drivers/cxl/cxl.h +++ b/drivers/cxl/cxl.h @@ -365,6 +365,9 @@ struct cxl_decoder { /* * CXL_DECODER_DEAD prevents endpoints from being reattached to regions * while cxld_unregister() is running + * + * NOTE: CXL_DECODER_RAM must be second and CXL_DECODER_MIXED must be last. + * See mode_store() */ enum cxl_decoder_mode { CXL_DECODER_NONE, @@ -382,25 +385,25 @@ enum cxl_decoder_mode { CXL_DECODER_DEAD, }; =20 +static const char * const cxl_decoder_mode_names[] =3D { + [CXL_DECODER_NONE] =3D "none", + [CXL_DECODER_RAM] =3D "ram", + [CXL_DECODER_PMEM] =3D "pmem", + [CXL_DECODER_DC0] =3D "dc0", + [CXL_DECODER_DC1] =3D "dc1", + [CXL_DECODER_DC2] =3D "dc2", + [CXL_DECODER_DC3] =3D "dc3", + [CXL_DECODER_DC4] =3D "dc4", + [CXL_DECODER_DC5] =3D "dc5", + [CXL_DECODER_DC6] =3D "dc6", + [CXL_DECODER_DC7] =3D "dc7", + [CXL_DECODER_MIXED] =3D "mixed", +}; + static inline const char *cxl_decoder_mode_name(enum cxl_decoder_mode mode) { - static const char * const names[] =3D { - [CXL_DECODER_NONE] =3D "none", - [CXL_DECODER_RAM] =3D "ram", - [CXL_DECODER_PMEM] =3D "pmem", - [CXL_DECODER_DC0] =3D "dc0", - [CXL_DECODER_DC1] =3D "dc1", - [CXL_DECODER_DC2] =3D "dc2", - [CXL_DECODER_DC3] =3D "dc3", - [CXL_DECODER_DC4] =3D "dc4", - [CXL_DECODER_DC5] =3D "dc5", - [CXL_DECODER_DC6] =3D "dc6", - [CXL_DECODER_DC7] =3D "dc7", - [CXL_DECODER_MIXED] =3D "mixed", - }; - if (mode >=3D CXL_DECODER_NONE && mode <=3D CXL_DECODER_MIXED) - return names[mode]; + return cxl_decoder_mode_names[mode]; return "mixed"; } =20 --=20 2.46.0 From nobody Wed Nov 27 21:37:00 2024 Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.8]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 731B2192588; Mon, 7 Oct 2024 23:17:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.8 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343034; cv=none; b=FeoPdIgPbcNluxVa+SKUE0ZvfP+f/dYw4BsCabStRm4lBB99nCt7qH4NDsTxomvJud6G0Mlhn1lW8sNVtejIWWH3QN7QnxVj872rFp2uBTlCkTEFV7N9x7NrWDnlSbEnIyjWOlbLuVJep0JMGkGAH+/YNX+yIIaVBNk0/dW9LV0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343034; c=relaxed/simple; bh=oySoVzqba1kb9G76fXV+2nmWRG0tWG+HBET/md+uTvc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=uG0zI+y6zffv4g/8O8tT3IDxlcZejvZUfvik0HKmGju3BcdPsHNfKXaYReXjaOqcXXEfaDLvDkGTKZcT1U27k7DMofBGxDZeTJnbtZTbUBz1S5Hv9FwZd6+4MM85F1tsWofiut/a9GVxuIgQyqIdnTrsipB+YRbPhV2GhxdU3Ts= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=ixptUsJW; arc=none smtp.client-ip=192.198.163.8 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="ixptUsJW" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1728343033; x=1759879033; h=from:date:subject:mime-version:content-transfer-encoding: message-id:references:in-reply-to:to:cc; bh=oySoVzqba1kb9G76fXV+2nmWRG0tWG+HBET/md+uTvc=; b=ixptUsJW20XTa6xbmaruykcpS97WjOfjFOUgw72zq+SAFF3AHRsh28Qp +D0RvV/AJpUrqyYETkwKQATOH1+/pBsqlq/uIk5vScwwPKwJYmmIjImIX jQ2hfUa9qP80+25O71rlIvIo6E2sEiJQd4Av0mJitv4ZIRqSdUihZfeKU 9gZEJarfKs8ONm9+QK9b8GRBKwKddc456RZI0Lw8a3H4nSiuTlbQKx9zR QlkVKekOYJjjYjWh1CDlpDhX6TxYmWVj3dbMQpuFHuRGuhZax8d2zqMcr R33JAtNju0cz2MwsHGVljK3HVGLSOzWiQvTGqAgIoinng/F8GJfXV4tSa A==; X-CSE-ConnectionGUID: 6FBrNnRtT6qdPZJ9XSwpkw== X-CSE-MsgGUID: 6p7qnQ1TRkObqc8Scnas3w== X-IronPort-AV: E=McAfee;i="6700,10204,11218"; a="45036942" X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="45036942" Received: from fmviesa007.fm.intel.com ([10.60.135.147]) by fmvoesa102.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:16:59 -0700 X-CSE-ConnectionGUID: WmluaNqnTeayYzBqIuVj8A== X-CSE-MsgGUID: 4w1wFf9OS1qPcGB5Q7OgiQ== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="75309139" Received: from ldmartin-desk2.corp.intel.com (HELO localhost) ([10.125.110.112]) by fmviesa007-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:16:56 -0700 From: Ira Weiny Date: Mon, 07 Oct 2024 18:16:21 -0500 Subject: [PATCH v4 15/28] cxl/region: Refactor common create region code Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241007-dcd-type2-upstream-v4-15-c261ee6eeded@intel.com> References: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> In-Reply-To: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> To: Dave Jiang , Fan Ni , Jonathan Cameron , Navneet Singh , Jonathan Corbet , Andrew Morton Cc: Dan Williams , Davidlohr Bueso , Alison Schofield , Vishal Verma , Ira Weiny , linux-btrfs@vger.kernel.org, linux-cxl@vger.kernel.org, linux-doc@vger.kernel.org, nvdimm@lists.linux.dev, linux-kernel@vger.kernel.org X-Mailer: b4 0.15-dev-37811 X-Developer-Signature: v=1; a=ed25519-sha256; t=1728342968; l=2376; i=ira.weiny@intel.com; s=20221211; h=from:subject:message-id; bh=oySoVzqba1kb9G76fXV+2nmWRG0tWG+HBET/md+uTvc=; b=Z9mzbCT9+x9RtElP9/Bu7froCWyfuXRo5gKK5TR3S46FklNREcvIIDcGPomGxXia55hZhPFth sNOsavotjsKCE0u9gV/VLwCRbfbHJUivG4IdGLzO2hKEFW+gE5xJKIb X-Developer-Key: i=ira.weiny@intel.com; a=ed25519; pk=noldbkG+Wp1qXRrrkfY1QJpDf7QsOEthbOT7vm0PqsE= create_pmem_region_store() and create_ram_region_store() are identical with the exception of the region mode. With the addition of DC region mode this would end up being 3 copies of the same code. Refactor create_pmem_region_store() and create_ram_region_store() to use a single common function to be used in subsequent DC code. Suggested-by: Fan Ni Signed-off-by: Ira Weiny Reviewed-by: Alison Schofield Reviewed-by: Fan Ni Reviewed-by: Jonathan Cameron --- drivers/cxl/core/region.c | 28 +++++++++++----------------- 1 file changed, 11 insertions(+), 17 deletions(-) diff --git a/drivers/cxl/core/region.c b/drivers/cxl/core/region.c index ab00203f285a..2ca6148d108c 100644 --- a/drivers/cxl/core/region.c +++ b/drivers/cxl/core/region.c @@ -2552,9 +2552,8 @@ static struct cxl_region *__create_region(struct cxl_= root_decoder *cxlrd, return devm_cxl_add_region(cxlrd, id, mode, CXL_DECODER_HOSTONLYMEM); } =20 -static ssize_t create_pmem_region_store(struct device *dev, - struct device_attribute *attr, - const char *buf, size_t len) +static ssize_t create_region_store(struct device *dev, const char *buf, + size_t len, enum cxl_region_mode mode) { struct cxl_root_decoder *cxlrd =3D to_cxl_root_decoder(dev); struct cxl_region *cxlr; @@ -2564,31 +2563,26 @@ static ssize_t create_pmem_region_store(struct devi= ce *dev, if (rc !=3D 1) return -EINVAL; =20 - cxlr =3D __create_region(cxlrd, CXL_REGION_PMEM, id); + cxlr =3D __create_region(cxlrd, mode, id); if (IS_ERR(cxlr)) return PTR_ERR(cxlr); =20 return len; } + +static ssize_t create_pmem_region_store(struct device *dev, + struct device_attribute *attr, + const char *buf, size_t len) +{ + return create_region_store(dev, buf, len, CXL_REGION_PMEM); +} DEVICE_ATTR_RW(create_pmem_region); =20 static ssize_t create_ram_region_store(struct device *dev, struct device_attribute *attr, const char *buf, size_t len) { - struct cxl_root_decoder *cxlrd =3D to_cxl_root_decoder(dev); - struct cxl_region *cxlr; - int rc, id; - - rc =3D sscanf(buf, "region%d\n", &id); - if (rc !=3D 1) - return -EINVAL; - - cxlr =3D __create_region(cxlrd, CXL_REGION_RAM, id); - if (IS_ERR(cxlr)) - return PTR_ERR(cxlr); - - return len; + return create_region_store(dev, buf, len, CXL_REGION_RAM); } DEVICE_ATTR_RW(create_ram_region); =20 --=20 2.46.0 From nobody Wed Nov 27 21:37:00 2024 Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.8]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B39CC1DF737; Mon, 7 Oct 2024 23:17:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.8 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343042; cv=none; b=Y9jS5HryBaYczkWNp8iEKPYsSGG7skprzAkI/T8qZAgW3QS3Pyii/i/ycTn/oFr/ZlmcNxSo4kwRKPNtEDeEKBkaux2gG+6xIope3ZkABPEGs6msFMsoIOLCt/Jo3KrJB6t5zyl+fqGynPI6SytGZ3dcHTLmnGbglUClRXB07dw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343042; c=relaxed/simple; bh=a7P5nO5cSdDmDIIU4tst7KdrJHzGJmLTZ3j+IN/QY/4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=t+rnFk+3QEFz3hYv0y9r10oadDOkKPmFvPipOAmx2UVc9WqRbS3RuX5aIO8ac3swNKxm147YWX0sxz6fuOR+LYIoOP8FrL+bb1Eroi42NnuBpPaufj0NNd5XMKePYdLvQMKtkessmOnVdnBadh+HpcQIZZoCfgZpntNqB+uAqkw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=mRIl//d+; arc=none smtp.client-ip=192.198.163.8 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="mRIl//d+" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1728343040; x=1759879040; h=from:date:subject:mime-version:content-transfer-encoding: message-id:references:in-reply-to:to:cc; bh=a7P5nO5cSdDmDIIU4tst7KdrJHzGJmLTZ3j+IN/QY/4=; b=mRIl//d+6tEMDm+S90Q9/kffk4B0jwor4iFAPwETKuyRNXqfaQBXXsfM hE9ei8XMDCIL13zRv7hNQtFIfH8Y/Q1lLOxXkdHgviCHOr71f+hoHuhRt gHv8ErChzPMPzJV2n3uOqNfmIXoTkqw6hpQwO+HeJTFxgLklhOjAr2xpE dCl8zItivrCh+M4XTQwS8sqO4UI29v+lRedzHePMC6OHtybgfBCNXsZlc dvE0rQpoioAUtfh4PMCyt/KU+Ihicvxu7Pjmb1oOc/UykYTotiiC5cE/m 8HTY2TRkdWoeYq4UcwVzfUh3vEZ24oFL3dKpU7l8j+AVqVjoXnr3UAXg0 w==; X-CSE-ConnectionGUID: 6pXHlMlvRlaxTAknSYOJRg== X-CSE-MsgGUID: bW1fRxVSQwy0Rm5tdLfYtw== X-IronPort-AV: E=McAfee;i="6700,10204,11218"; a="45036955" X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="45036955" Received: from fmviesa007.fm.intel.com ([10.60.135.147]) by fmvoesa102.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:17:01 -0700 X-CSE-ConnectionGUID: RokVkcrSQOOGplOtGsUfDQ== X-CSE-MsgGUID: vNpGsvgbT/GtA3SRwW+oiw== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="75309151" Received: from ldmartin-desk2.corp.intel.com (HELO localhost) ([10.125.110.112]) by fmviesa007-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:16:59 -0700 From: ira.weiny@intel.com Date: Mon, 07 Oct 2024 18:16:22 -0500 Subject: [PATCH v4 16/28] cxl/region: Add sparse DAX region support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241007-dcd-type2-upstream-v4-16-c261ee6eeded@intel.com> References: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> In-Reply-To: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> To: Dave Jiang , Fan Ni , Jonathan Cameron , Navneet Singh , Jonathan Corbet , Andrew Morton Cc: Dan Williams , Davidlohr Bueso , Alison Schofield , Vishal Verma , Ira Weiny , linux-btrfs@vger.kernel.org, linux-cxl@vger.kernel.org, linux-doc@vger.kernel.org, nvdimm@lists.linux.dev, linux-kernel@vger.kernel.org X-Mailer: b4 0.15-dev-37811 X-Developer-Signature: v=1; a=ed25519-sha256; t=1728342968; l=11684; i=ira.weiny@intel.com; s=20221211; h=from:subject:message-id; bh=PTH2uac0Yk8MXGYUjFuBn85YZFTTAjd4l1H2KkW19ro=; b=PM+KJE9evZxfN52Cp+h0Wg57ROPfS/0E5XJlaHJ9Xt1BjCLxU1V0j//e0Y/NKkM5PSbtWUv+y yjo7ER2v2F/Av58nUpa8Aw0XmNAi53/QZPMsTRW+gPWUgOQ77Dd1dHX X-Developer-Key: i=ira.weiny@intel.com; a=ed25519; pk=noldbkG+Wp1qXRrrkfY1QJpDf7QsOEthbOT7vm0PqsE= From: Navneet Singh Dynamic Capacity CXL regions must allow memory to be added or removed dynamically. In addition to the quantity of memory available the location of the memory within a DC partition is dynamic based on the extents offered by a device. CXL DAX regions must accommodate the sparseness of this memory in the management of DAX regions and devices. Introduce the concept of a sparse DAX region. Add a create_dc_region() sysfs entry to create such regions. Special case DC capable regions to create a 0 sized seed DAX device to maintain compatibility which requires a default DAX device to hold a region reference. Indicate 0 byte available capacity until such time that capacity is added. Sparse regions complicate the range mapping of dax devices. There is no known use case for range mapping on sparse regions. Avoid the complication by preventing range mapping of dax devices on sparse regions. Interleaving is deferred for now. Add checks. Signed-off-by: Navneet Singh Co-developed-by: Ira Weiny Signed-off-by: Ira Weiny Reviewed-by: Jonathan Cameron --- Changes: [Fan: use single function for dc region store] [djiang: avoid setting dev_size twice] [djbw: Check DCD support and interleave restriction on region creation] [iweiny: squash patch : dax/region: Prevent range mapping allocation on spa= rse regions] [iwieny: remove reviews] [iweiny: rebase to master] [iweiny: push sysfs version to 6.12] [iweiny: make cxled_to_mds inline] --- Documentation/ABI/testing/sysfs-bus-cxl | 22 ++++++++-------- drivers/cxl/core/core.h | 12 +++++++++ drivers/cxl/core/port.c | 1 + drivers/cxl/core/region.c | 46 +++++++++++++++++++++++++++++= ++-- drivers/dax/bus.c | 10 +++++++ drivers/dax/bus.h | 1 + drivers/dax/cxl.c | 16 ++++++++++-- 7 files changed, 93 insertions(+), 15 deletions(-) diff --git a/Documentation/ABI/testing/sysfs-bus-cxl b/Documentation/ABI/te= sting/sysfs-bus-cxl index 661dab99183f..b63ab622515f 100644 --- a/Documentation/ABI/testing/sysfs-bus-cxl +++ b/Documentation/ABI/testing/sysfs-bus-cxl @@ -439,20 +439,20 @@ Description: interleave_granularity). =20 =20 -What: /sys/bus/cxl/devices/decoderX.Y/create_{pmem,ram}_region -Date: May, 2022, January, 2023 -KernelVersion: v6.0 (pmem), v6.3 (ram) +What: /sys/bus/cxl/devices/decoderX.Y/create_{pmem,ram,dc}_region +Date: May, 2022, January, 2023, August 2024 +KernelVersion: v6.0 (pmem), v6.3 (ram), v6.12 (dc) Contact: linux-cxl@vger.kernel.org Description: (RW) Write a string in the form 'regionZ' to start the process - of defining a new persistent, or volatile memory region - (interleave-set) within the decode range bounded by root decoder - 'decoderX.Y'. The value written must match the current value - returned from reading this attribute. An atomic compare exchange - operation is done on write to assign the requested id to a - region and allocate the region-id for the next creation attempt. - EBUSY is returned if the region name written does not match the - current cached value. + of defining a new persistent, volatile, or Dynamic Capacity + (DC) memory region (interleave-set) within the decode range + bounded by root decoder 'decoderX.Y'. The value written must + match the current value returned from reading this attribute. + An atomic compare exchange operation is done on write to assign + the requested id to a region and allocate the region-id for the + next creation attempt. EBUSY is returned if the region name + written does not match the current cached value. =20 =20 What: /sys/bus/cxl/devices/decoderX.Y/delete_region diff --git a/drivers/cxl/core/core.h b/drivers/cxl/core/core.h index 0c62b4069ba0..5d6fe7ab0a78 100644 --- a/drivers/cxl/core/core.h +++ b/drivers/cxl/core/core.h @@ -4,15 +4,27 @@ #ifndef __CXL_CORE_H__ #define __CXL_CORE_H__ =20 +#include + extern const struct device_type cxl_nvdimm_bridge_type; extern const struct device_type cxl_nvdimm_type; extern const struct device_type cxl_pmu_type; =20 extern struct attribute_group cxl_base_attribute_group; =20 +static inline struct cxl_memdev_state * +cxled_to_mds(struct cxl_endpoint_decoder *cxled) +{ + struct cxl_memdev *cxlmd =3D cxled_to_memdev(cxled); + struct cxl_dev_state *cxlds =3D cxlmd->cxlds; + + return container_of(cxlds, struct cxl_memdev_state, cxlds); +} + #ifdef CONFIG_CXL_REGION extern struct device_attribute dev_attr_create_pmem_region; extern struct device_attribute dev_attr_create_ram_region; +extern struct device_attribute dev_attr_create_dc_region; extern struct device_attribute dev_attr_delete_region; extern struct device_attribute dev_attr_region; extern const struct device_type cxl_pmem_region_type; diff --git a/drivers/cxl/core/port.c b/drivers/cxl/core/port.c index 23b4f266a83a..fefa592e9159 100644 --- a/drivers/cxl/core/port.c +++ b/drivers/cxl/core/port.c @@ -320,6 +320,7 @@ static struct attribute *cxl_decoder_root_attrs[] =3D { &dev_attr_qos_class.attr, SET_CXL_REGION_ATTR(create_pmem_region) SET_CXL_REGION_ATTR(create_ram_region) + SET_CXL_REGION_ATTR(create_dc_region) SET_CXL_REGION_ATTR(delete_region) NULL, }; diff --git a/drivers/cxl/core/region.c b/drivers/cxl/core/region.c index 2ca6148d108c..34a6f447e75b 100644 --- a/drivers/cxl/core/region.c +++ b/drivers/cxl/core/region.c @@ -496,6 +496,11 @@ static ssize_t interleave_ways_store(struct device *de= v, if (rc) return rc; =20 + if (cxlr->mode =3D=3D CXL_REGION_DC && val !=3D 1) { + dev_err(dev, "Interleaving and DCD not supported\n"); + return -EINVAL; + } + rc =3D ways_to_eiw(val, &iw); if (rc) return rc; @@ -2176,6 +2181,7 @@ static size_t store_targetN(struct cxl_region *cxlr, = const char *buf, int pos, if (sysfs_streq(buf, "\n")) rc =3D detach_target(cxlr, pos); else { + struct cxl_endpoint_decoder *cxled; struct device *dev; =20 dev =3D bus_find_device_by_name(&cxl_bus_type, NULL, buf); @@ -2187,8 +2193,13 @@ static size_t store_targetN(struct cxl_region *cxlr,= const char *buf, int pos, goto out; } =20 - rc =3D attach_target(cxlr, to_cxl_endpoint_decoder(dev), pos, - TASK_INTERRUPTIBLE); + cxled =3D to_cxl_endpoint_decoder(dev); + if (cxlr->mode =3D=3D CXL_REGION_DC && + !cxl_dcd_supported(cxled_to_mds(cxled))) { + dev_dbg(dev, "DCD unsupported\n"); + return -EINVAL; + } + rc =3D attach_target(cxlr, cxled, pos, TASK_INTERRUPTIBLE); out: put_device(dev); } @@ -2533,6 +2544,7 @@ static struct cxl_region *__create_region(struct cxl_= root_decoder *cxlrd, switch (mode) { case CXL_REGION_RAM: case CXL_REGION_PMEM: + case CXL_REGION_DC: break; default: dev_err(&cxlrd->cxlsd.cxld.dev, "unsupported mode %s\n", @@ -2586,6 +2598,20 @@ static ssize_t create_ram_region_store(struct device= *dev, } DEVICE_ATTR_RW(create_ram_region); =20 +static ssize_t create_dc_region_show(struct device *dev, + struct device_attribute *attr, char *buf) +{ + return __create_region_show(to_cxl_root_decoder(dev), buf); +} + +static ssize_t create_dc_region_store(struct device *dev, + struct device_attribute *attr, + const char *buf, size_t len) +{ + return create_region_store(dev, buf, len, CXL_REGION_DC); +} +DEVICE_ATTR_RW(create_dc_region); + static ssize_t region_show(struct device *dev, struct device_attribute *at= tr, char *buf) { @@ -3168,6 +3194,11 @@ static int devm_cxl_add_dax_region(struct cxl_region= *cxlr) struct device *dev; int rc; =20 + if (cxlr->mode =3D=3D CXL_REGION_DC && cxlr->params.interleave_ways !=3D = 1) { + dev_err(&cxlr->dev, "Interleaving DC not supported\n"); + return -EINVAL; + } + cxlr_dax =3D cxl_dax_region_alloc(cxlr); if (IS_ERR(cxlr_dax)) return PTR_ERR(cxlr_dax); @@ -3260,6 +3291,16 @@ static struct cxl_region *construct_region(struct cx= l_root_decoder *cxlrd, return ERR_PTR(-EINVAL); =20 mode =3D cxl_decoder_to_region_mode(cxled->mode); + if (mode =3D=3D CXL_REGION_DC) { + if (!cxl_dcd_supported(cxled_to_mds(cxled))) { + dev_err(&cxled->cxld.dev, "DCD unsupported\n"); + return ERR_PTR(-EINVAL); + } + if (cxled->cxld.interleave_ways !=3D 1) { + dev_err(&cxled->cxld.dev, "Interleaving and DCD not supported\n"); + return ERR_PTR(-EINVAL); + } + } do { cxlr =3D __create_region(cxlrd, mode, atomic_read(&cxlrd->region_id)); @@ -3467,6 +3508,7 @@ static int cxl_region_probe(struct device *dev) case CXL_REGION_PMEM: return devm_cxl_add_pmem_region(cxlr); case CXL_REGION_RAM: + case CXL_REGION_DC: /* * The region can not be manged by CXL if any portion of * it is already online as 'System RAM' diff --git a/drivers/dax/bus.c b/drivers/dax/bus.c index fde29e0ad68b..d8cb5195a227 100644 --- a/drivers/dax/bus.c +++ b/drivers/dax/bus.c @@ -178,6 +178,11 @@ static bool is_static(struct dax_region *dax_region) return (dax_region->res.flags & IORESOURCE_DAX_STATIC) !=3D 0; } =20 +static bool is_sparse(struct dax_region *dax_region) +{ + return (dax_region->res.flags & IORESOURCE_DAX_SPARSE_CAP) !=3D 0; +} + bool static_dev_dax(struct dev_dax *dev_dax) { return is_static(dev_dax->region); @@ -301,6 +306,9 @@ static unsigned long long dax_region_avail_size(struct = dax_region *dax_region) =20 lockdep_assert_held(&dax_region_rwsem); =20 + if (is_sparse(dax_region)) + return 0; + for_each_dax_region_resource(dax_region, res) size -=3D resource_size(res); return size; @@ -1373,6 +1381,8 @@ static umode_t dev_dax_visible(struct kobject *kobj, = struct attribute *a, int n) return 0; if (a =3D=3D &dev_attr_mapping.attr && is_static(dax_region)) return 0; + if (a =3D=3D &dev_attr_mapping.attr && is_sparse(dax_region)) + return 0; if ((a =3D=3D &dev_attr_align.attr || a =3D=3D &dev_attr_size.attr) && is_static(dax_region)) return 0444; diff --git a/drivers/dax/bus.h b/drivers/dax/bus.h index cbbf64443098..783bfeef42cc 100644 --- a/drivers/dax/bus.h +++ b/drivers/dax/bus.h @@ -13,6 +13,7 @@ struct dax_region; /* dax bus specific ioresource flags */ #define IORESOURCE_DAX_STATIC BIT(0) #define IORESOURCE_DAX_KMEM BIT(1) +#define IORESOURCE_DAX_SPARSE_CAP BIT(2) =20 struct dax_region *alloc_dax_region(struct device *parent, int region_id, struct range *range, int target_node, unsigned int align, diff --git a/drivers/dax/cxl.c b/drivers/dax/cxl.c index 9b29e732b39a..367e86b1c22a 100644 --- a/drivers/dax/cxl.c +++ b/drivers/dax/cxl.c @@ -13,19 +13,31 @@ static int cxl_dax_region_probe(struct device *dev) struct cxl_region *cxlr =3D cxlr_dax->cxlr; struct dax_region *dax_region; struct dev_dax_data data; + resource_size_t dev_size; + unsigned long flags; =20 if (nid =3D=3D NUMA_NO_NODE) nid =3D memory_add_physaddr_to_nid(cxlr_dax->hpa_range.start); =20 + flags =3D IORESOURCE_DAX_KMEM; + if (cxlr->mode =3D=3D CXL_REGION_DC) + flags |=3D IORESOURCE_DAX_SPARSE_CAP; + dax_region =3D alloc_dax_region(dev, cxlr->id, &cxlr_dax->hpa_range, nid, - PMD_SIZE, IORESOURCE_DAX_KMEM); + PMD_SIZE, flags); if (!dax_region) return -ENOMEM; =20 + if (cxlr->mode =3D=3D CXL_REGION_DC) + /* Add empty seed dax device */ + dev_size =3D 0; + else + dev_size =3D range_len(&cxlr_dax->hpa_range); + data =3D (struct dev_dax_data) { .dax_region =3D dax_region, .id =3D -1, - .size =3D range_len(&cxlr_dax->hpa_range), + .size =3D dev_size, .memmap_on_memory =3D true, }; =20 --=20 2.46.0 From nobody Wed Nov 27 21:37:00 2024 Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.8]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C4ABE1DF26D; Mon, 7 Oct 2024 23:17:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.8 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343043; cv=none; b=k1T1IQpEPHWZMfdxlefLubpiq8QegOaFmVZKPhRDzG8wNh/bgNae87dZfznjKv7dFGmWAeYabA/sWQAFTaZj2FrDh+0n2Hv4s02u2K2t1YjiqT711Lsz0X85QvVwprXryjGrGD/mvjZeyB7slEUtaMuYnTPQC5w7FaKbDCIl/js= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343043; c=relaxed/simple; bh=5T9fYYkH+QE66nOJ/XDmqrgCNV5lOyJkK6gS3fdsJ9I=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Z24CaKkU1InfAL5BZ0uPIUJFxiPm34ZrUkzkVrAvWcMhr7G72tvD3uGuUbxz9dQgwhFrnZwuqIxqjPX/MnqCowdt4TVlYaLu37DYObRR2UYF8oWEw139bllwOFx9vgjMz7M3khLd3qUDk3PbjSNugTnjsqNXf+reDDbtTxa3cco= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=lMGnOslk; arc=none smtp.client-ip=192.198.163.8 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="lMGnOslk" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1728343039; x=1759879039; h=from:date:subject:mime-version:content-transfer-encoding: message-id:references:in-reply-to:to:cc; bh=5T9fYYkH+QE66nOJ/XDmqrgCNV5lOyJkK6gS3fdsJ9I=; b=lMGnOslkeyRnDvOVRX82b/w4tmTvS9tmP3LGJQvaCIFZpcolo3pzR7vD ernrCQVLQSDg8KaK5+3bFi8rRXTvyG+PM6uJoZxClBtQ7xIb39LeBBmly hNYiPFnbcNdJy8t/CUv/kbEWDm4LNctyDKBS8xmWHX3Ol+LdStaKtl9M/ uGZ7ri8HBWZKAKyeNY8tTUxDpJv4fwmjWpj/rsajruvIabtZGKdBFkhQQ KrX2Q5nYNCZLlQ4GKsX5S2VkkP5J1QtP3Fh10ILSuV17OOo2vQKeYtMXM n/eoQ/VT2EhjIAz43s8KEpqLCW/6GqIJtXf/KoVZwa/kQVQQO6Z/RqgR6 w==; X-CSE-ConnectionGUID: mZkwLJQ8RjOj8ndFqhZsdA== X-CSE-MsgGUID: eIogTsA6QxClBoAb7nujEw== X-IronPort-AV: E=McAfee;i="6700,10204,11218"; a="45036967" X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="45036967" Received: from fmviesa007.fm.intel.com ([10.60.135.147]) by fmvoesa102.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:17:04 -0700 X-CSE-ConnectionGUID: ydCewAnES/i9ESQqkhe9mw== X-CSE-MsgGUID: u7QuGj/USnSk0EuW/GFe9A== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="75309164" Received: from ldmartin-desk2.corp.intel.com (HELO localhost) ([10.125.110.112]) by fmviesa007-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:17:02 -0700 From: Ira Weiny Date: Mon, 07 Oct 2024 18:16:23 -0500 Subject: [PATCH v4 17/28] cxl/events: Split event msgnum configuration from irq setup Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241007-dcd-type2-upstream-v4-17-c261ee6eeded@intel.com> References: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> In-Reply-To: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> To: Dave Jiang , Fan Ni , Jonathan Cameron , Navneet Singh , Jonathan Corbet , Andrew Morton Cc: Dan Williams , Davidlohr Bueso , Alison Schofield , Vishal Verma , Ira Weiny , linux-btrfs@vger.kernel.org, linux-cxl@vger.kernel.org, linux-doc@vger.kernel.org, nvdimm@lists.linux.dev, linux-kernel@vger.kernel.org X-Mailer: b4 0.15-dev-37811 X-Developer-Signature: v=1; a=ed25519-sha256; t=1728342968; l=2746; i=ira.weiny@intel.com; s=20221211; h=from:subject:message-id; bh=5T9fYYkH+QE66nOJ/XDmqrgCNV5lOyJkK6gS3fdsJ9I=; b=ZpXXDhJfZpnl56KpYZebVeMti19Wd5x7Q4RjqpaSIq38yjleKrD1Lhz7I3BUmXbK4/N3BfyW2 LQS2NStnLGbBhPDQInaV3iV1jSFxIzuADOkujs6v95Sc3lBoW9FmRMA X-Developer-Key: i=ira.weiny@intel.com; a=ed25519; pk=noldbkG+Wp1qXRrrkfY1QJpDf7QsOEthbOT7vm0PqsE= Dynamic Capacity Devices (DCD) require event interrupts to process memory addition or removal. BIOS may have control over non-DCD event processing. DCD interrupt configuration needs to be separate from memory event interrupt configuration. Split cxl_event_config_msgnums() from irq setup in preparation for separate DCD interrupts configuration. Signed-off-by: Ira Weiny Reviewed-by: Fan Ni Reviewed-by: Jonathan Cameron --- drivers/cxl/pci.c | 24 ++++++++++++------------ 1 file changed, 12 insertions(+), 12 deletions(-) diff --git a/drivers/cxl/pci.c b/drivers/cxl/pci.c index fc5ab74448cc..29a863331bec 100644 --- a/drivers/cxl/pci.c +++ b/drivers/cxl/pci.c @@ -702,35 +702,31 @@ static int cxl_event_config_msgnums(struct cxl_memdev= _state *mds, return cxl_event_get_int_policy(mds, policy); } =20 -static int cxl_event_irqsetup(struct cxl_memdev_state *mds) +static int cxl_event_irqsetup(struct cxl_memdev_state *mds, + struct cxl_event_interrupt_policy *policy) { struct cxl_dev_state *cxlds =3D &mds->cxlds; - struct cxl_event_interrupt_policy policy; int rc; =20 - rc =3D cxl_event_config_msgnums(mds, &policy); - if (rc) - return rc; - - rc =3D cxl_event_req_irq(cxlds, policy.info_settings); + rc =3D cxl_event_req_irq(cxlds, policy->info_settings); if (rc) { dev_err(cxlds->dev, "Failed to get interrupt for event Info log\n"); return rc; } =20 - rc =3D cxl_event_req_irq(cxlds, policy.warn_settings); + rc =3D cxl_event_req_irq(cxlds, policy->warn_settings); if (rc) { dev_err(cxlds->dev, "Failed to get interrupt for event Warn log\n"); return rc; } =20 - rc =3D cxl_event_req_irq(cxlds, policy.failure_settings); + rc =3D cxl_event_req_irq(cxlds, policy->failure_settings); if (rc) { dev_err(cxlds->dev, "Failed to get interrupt for event Failure log\n"); return rc; } =20 - rc =3D cxl_event_req_irq(cxlds, policy.fatal_settings); + rc =3D cxl_event_req_irq(cxlds, policy->fatal_settings); if (rc) { dev_err(cxlds->dev, "Failed to get interrupt for event Fatal log\n"); return rc; @@ -749,7 +745,7 @@ static bool cxl_event_int_is_fw(u8 setting) static int cxl_event_config(struct pci_host_bridge *host_bridge, struct cxl_memdev_state *mds, bool irq_avail) { - struct cxl_event_interrupt_policy policy; + struct cxl_event_interrupt_policy policy =3D { 0 }; int rc; =20 /* @@ -777,11 +773,15 @@ static int cxl_event_config(struct pci_host_bridge *h= ost_bridge, return -EBUSY; } =20 + rc =3D cxl_event_config_msgnums(mds, &policy); + if (rc) + return rc; + rc =3D cxl_mem_alloc_event_buf(mds); if (rc) return rc; =20 - rc =3D cxl_event_irqsetup(mds); + rc =3D cxl_event_irqsetup(mds, &policy); if (rc) return rc; =20 --=20 2.46.0 From nobody Wed Nov 27 21:37:00 2024 Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.8]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6504E1DF734; Mon, 7 Oct 2024 23:17:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.8 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343041; cv=none; b=eYTWfx29LiEoj1puiq2tdscp63JjaBrEqKsficbLutVQ0QhGTk5J2QJrt7YvWdS8gv2URnXaq2H7Z4Q/7ciotnc1QVwuNt0AddYF5yQ2p7zm7SW9XwOM4sIOSwZQAH/pR1VvlAKXmq0X/YlTCvV61NG3fr5zJzPZM9jId5RQ4Pk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343041; c=relaxed/simple; bh=T4ONxj9Q6toolPyZIZ3ZRAaoin1m2LOEif/CkEOVhDg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=CJoCn8ZrunuewUiCfFWWlAa1P9xxuDYbcgpBuK3fy7VA9q6Ch5SyBMAewStmG/1JmHK0DZE53Fla8mzJtLFO/g2Ttl1ZYaclP62RAzXbRiNUQKrGEFovTH2dF3jFyEEWO/uunwoQ0h7KTcPfy2vuyuP3NiuI0C7Q2ecAIb7KYQQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=idwr4f05; arc=none smtp.client-ip=192.198.163.8 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="idwr4f05" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1728343039; x=1759879039; h=from:date:subject:mime-version:content-transfer-encoding: message-id:references:in-reply-to:to:cc; bh=T4ONxj9Q6toolPyZIZ3ZRAaoin1m2LOEif/CkEOVhDg=; b=idwr4f05BFZB74APVguYysRT0NAs3dd794Bn1VP/2KkYaGZQZbdTjYKM rlzwsqiAIvOpnK3Glk3Jl20tRI/MlNf/n+Ro5UmeEkZDdrN1IHBMuTFMg qT1uY1KhNLQOtt+Xq42cMYq0+9ZjuJdYNqNDD7/Ik4m3NxrlzwIhmTXF8 hbR08NEqDsv5h3XuSnz6KpcY9Yv0Kbv4XtXcucmRzdzX3bhBEFmPa4gks c/GrmeH0Js+bZvLrmkj7JQwaSEJwlw477NFFW+7ho6G04X8LP2TixQLQZ aA7XxqL0FpSc1NJi1DZFlIXjpVwN7PqMzqVT9jmGco2YBmEF3lk0u/rYO w==; X-CSE-ConnectionGUID: 3C9QdA3kT/uck5WR2b5Gpw== X-CSE-MsgGUID: gOXGDgpzRpGhz1WezzuMvA== X-IronPort-AV: E=McAfee;i="6700,10204,11218"; a="45036980" X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="45036980" Received: from fmviesa007.fm.intel.com ([10.60.135.147]) by fmvoesa102.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:17:07 -0700 X-CSE-ConnectionGUID: 7QLL7YquS1aReGhNfIBBJA== X-CSE-MsgGUID: Iwxus2qfSTeQ8YtBermmnA== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="75309185" Received: from ldmartin-desk2.corp.intel.com (HELO localhost) ([10.125.110.112]) by fmviesa007-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:17:05 -0700 From: Ira Weiny Date: Mon, 07 Oct 2024 18:16:24 -0500 Subject: [PATCH v4 18/28] cxl/pci: Factor out interrupt policy check Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241007-dcd-type2-upstream-v4-18-c261ee6eeded@intel.com> References: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> In-Reply-To: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> To: Dave Jiang , Fan Ni , Jonathan Cameron , Navneet Singh , Jonathan Corbet , Andrew Morton Cc: Dan Williams , Davidlohr Bueso , Alison Schofield , Vishal Verma , Ira Weiny , linux-btrfs@vger.kernel.org, linux-cxl@vger.kernel.org, linux-doc@vger.kernel.org, nvdimm@lists.linux.dev, linux-kernel@vger.kernel.org X-Mailer: b4 0.15-dev-37811 X-Developer-Signature: v=1; a=ed25519-sha256; t=1728342968; l=2095; i=ira.weiny@intel.com; s=20221211; h=from:subject:message-id; bh=T4ONxj9Q6toolPyZIZ3ZRAaoin1m2LOEif/CkEOVhDg=; b=Ri1LecsG4XkzHYhbxp+mFk0t/pwfR/hCtw5xySMuXrIHw+2iwhw0gKtFGK/ViRjhjdwk+tC3h vMKWANTbhXdDxLV+U/FEF4nPQrerCsObO2dfyLzaxGjwDu1jKItIdbg X-Developer-Key: i=ira.weiny@intel.com; a=ed25519; pk=noldbkG+Wp1qXRrrkfY1QJpDf7QsOEthbOT7vm0PqsE= Dynamic Capacity Devices (DCD) require event interrupts to process memory addition or removal. BIOS may have control over non-DCD event processing. DCD interrupt configuration needs to be separate from memory event interrupt configuration. Factor out event interrupt setting validation. Reviewed-by: Dave Jiang Reviewed-by: Jonathan Cameron Signed-off-by: Ira Weiny Reviewed-by: Fan Ni --- Changes: [iweiny: reword commit message] [iweiny: keep review tags on simple patch] --- drivers/cxl/pci.c | 23 ++++++++++++++++------- 1 file changed, 16 insertions(+), 7 deletions(-) diff --git a/drivers/cxl/pci.c b/drivers/cxl/pci.c index 29a863331bec..c6042db0653d 100644 --- a/drivers/cxl/pci.c +++ b/drivers/cxl/pci.c @@ -742,6 +742,21 @@ static bool cxl_event_int_is_fw(u8 setting) return mode =3D=3D CXL_INT_FW; } =20 +static bool cxl_event_validate_mem_policy(struct cxl_memdev_state *mds, + struct cxl_event_interrupt_policy *policy) +{ + if (cxl_event_int_is_fw(policy->info_settings) || + cxl_event_int_is_fw(policy->warn_settings) || + cxl_event_int_is_fw(policy->failure_settings) || + cxl_event_int_is_fw(policy->fatal_settings)) { + dev_err(mds->cxlds.dev, + "FW still in control of Event Logs despite _OSC settings\n"); + return false; + } + + return true; +} + static int cxl_event_config(struct pci_host_bridge *host_bridge, struct cxl_memdev_state *mds, bool irq_avail) { @@ -764,14 +779,8 @@ static int cxl_event_config(struct pci_host_bridge *ho= st_bridge, if (rc) return rc; =20 - if (cxl_event_int_is_fw(policy.info_settings) || - cxl_event_int_is_fw(policy.warn_settings) || - cxl_event_int_is_fw(policy.failure_settings) || - cxl_event_int_is_fw(policy.fatal_settings)) { - dev_err(mds->cxlds.dev, - "FW still in control of Event Logs despite _OSC settings\n"); + if (!cxl_event_validate_mem_policy(mds, &policy)) return -EBUSY; - } =20 rc =3D cxl_event_config_msgnums(mds, &policy); if (rc) --=20 2.46.0 From nobody Wed Nov 27 21:37:00 2024 Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.8]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C728B1C242D; Mon, 7 Oct 2024 23:17:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.8 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343069; cv=none; b=QBhm52diAVdVA6muRDMGldDDjf8h8Y6WpWXvFEN7t1RXE6uAGc89xRT5S4OtoK0vfc+XPg81nMr7dVomxYoHLu0af+ruzWLL0Jj+uzKNJX0ZQt5bwFREZkJ3Yuh4RL2gp3y6O0qiJ1440RwHvqQOxVyrrT+/SBUWFEDoOBsZvik= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343069; c=relaxed/simple; bh=nbmlR3m/1dxZRKIaG1X2yqXOWQA7D/Qm2/wWl8k/BY8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=EyPYQW5sWy+YPD++3Gfr8yGm3KKgz2jKzQJhiMI8/mN8ucVa/2ZBScvJTIjkOQgkUUhSJs4/7gy1YoDjwhSiSzfBXwi8cFwbynmj0A2ITosE2dy9CnHdxJO0qPgandiGSzV+WK4zd3C8hiG1sfr9OeN7fqcVee5J6788SHSR4IU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=RGalx/UK; arc=none smtp.client-ip=192.198.163.8 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="RGalx/UK" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1728343068; x=1759879068; h=from:date:subject:mime-version:content-transfer-encoding: message-id:references:in-reply-to:to:cc; bh=nbmlR3m/1dxZRKIaG1X2yqXOWQA7D/Qm2/wWl8k/BY8=; b=RGalx/UKVq00fJPC6o/l8mt+Y009zk3tlE6735Ynyk+j8AMFaOB/tqOi XJMHjQAYw+h4QV+8Td01J38E92yvBmFae+7B6Gn7smuDp5YNm55+s2qpS L4ebCNYMGDeRNkuClWJ3MwMwgyjh3okr+W3BfeVhvtWifDvUWJdrWKcf9 RVkWvyJ8aRJzjDstqWvnjOLn1YYP8TOja+KRHZx8VIeBg2VcWtRbnyzJ3 rsSKt9njWaF7U55/DmRJj4/BS0iIQa6H1sH0tN+51iINYQGoAu2+tUG17 T8NHgAjnrK7gnEwfsv+M3O3VjIJuCpWRG8UZgrNqdbM3UE/s9SMd8kkzg w==; X-CSE-ConnectionGUID: IqnrcXoATRmj44EiLjpsgw== X-CSE-MsgGUID: mHSwx3H2TZar1Cs8IGWGhg== X-IronPort-AV: E=McAfee;i="6700,10204,11218"; a="45036990" X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="45036990" Received: from fmviesa007.fm.intel.com ([10.60.135.147]) by fmvoesa102.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:17:10 -0700 X-CSE-ConnectionGUID: sHXGOXjFQVa+uDfTF3vkow== X-CSE-MsgGUID: 3Wo8bTU1T6Kue4N4QUlEjA== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="75309213" Received: from ldmartin-desk2.corp.intel.com (HELO localhost) ([10.125.110.112]) by fmviesa007-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:17:08 -0700 From: ira.weiny@intel.com Date: Mon, 07 Oct 2024 18:16:25 -0500 Subject: [PATCH v4 19/28] cxl/mem: Configure dynamic capacity interrupts Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241007-dcd-type2-upstream-v4-19-c261ee6eeded@intel.com> References: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> In-Reply-To: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> To: Dave Jiang , Fan Ni , Jonathan Cameron , Navneet Singh , Jonathan Corbet , Andrew Morton Cc: Dan Williams , Davidlohr Bueso , Alison Schofield , Vishal Verma , Ira Weiny , linux-btrfs@vger.kernel.org, linux-cxl@vger.kernel.org, linux-doc@vger.kernel.org, nvdimm@lists.linux.dev, linux-kernel@vger.kernel.org X-Mailer: b4 0.15-dev-37811 X-Developer-Signature: v=1; a=ed25519-sha256; t=1728342968; l=5357; i=ira.weiny@intel.com; s=20221211; h=from:subject:message-id; bh=Eew5uMTIVjbji9OsLBSh/pYxpB1Na7fle6NKI2rD/X4=; b=kulb4Kktx95NEKXN+PknfviKMrsiLiGtlNe6u8ygSaplB+WJFlpAHeu6ejVVHVtRRaKqtbn62 dCZTq5u7cEMDfDPvSpgDRd0HVcqGPNxlFUV/wR7SouZGkFF+MAkpAuh X-Developer-Key: i=ira.weiny@intel.com; a=ed25519; pk=noldbkG+Wp1qXRrrkfY1QJpDf7QsOEthbOT7vm0PqsE= From: Navneet Singh Dynamic Capacity Devices (DCD) support extent change notifications through the event log mechanism. The interrupt mailbox commands were extended in CXL 3.1 to support these notifications. Firmware can't configure DCD events to be FW controlled but can retain control of memory events. Configure DCD event log interrupts on devices supporting dynamic capacity. Disable DCD if interrupts are not supported. Care is taken to preserve the interrupt policy set by the FW if FW first has been selected by the BIOS. Signed-off-by: Navneet Singh Co-developed-by: Ira Weiny Signed-off-by: Ira Weiny Reviewed-by: Jonathan Cameron --- Changes: [iweiny: rebase on 6.12] --- drivers/cxl/cxlmem.h | 2 ++ drivers/cxl/pci.c | 72 +++++++++++++++++++++++++++++++++++++++++++-----= ---- 2 files changed, 62 insertions(+), 12 deletions(-) diff --git a/drivers/cxl/cxlmem.h b/drivers/cxl/cxlmem.h index c3b889a586d8..2d2a1884a174 100644 --- a/drivers/cxl/cxlmem.h +++ b/drivers/cxl/cxlmem.h @@ -226,7 +226,9 @@ struct cxl_event_interrupt_policy { u8 warn_settings; u8 failure_settings; u8 fatal_settings; + u8 dcd_settings; } __packed; +#define CXL_EVENT_INT_POLICY_BASE_SIZE 4 /* info, warn, failure, fatal */ =20 /** * struct cxl_event_state - Event log driver state diff --git a/drivers/cxl/pci.c b/drivers/cxl/pci.c index c6042db0653d..2ba059d313c2 100644 --- a/drivers/cxl/pci.c +++ b/drivers/cxl/pci.c @@ -672,23 +672,34 @@ static int cxl_event_get_int_policy(struct cxl_memdev= _state *mds, } =20 static int cxl_event_config_msgnums(struct cxl_memdev_state *mds, - struct cxl_event_interrupt_policy *policy) + struct cxl_event_interrupt_policy *policy, + bool native_cxl) { struct cxl_mailbox *cxl_mbox =3D &mds->cxlds.cxl_mbox; + size_t size_in =3D CXL_EVENT_INT_POLICY_BASE_SIZE; struct cxl_mbox_cmd mbox_cmd; int rc; =20 - *policy =3D (struct cxl_event_interrupt_policy) { - .info_settings =3D CXL_INT_MSI_MSIX, - .warn_settings =3D CXL_INT_MSI_MSIX, - .failure_settings =3D CXL_INT_MSI_MSIX, - .fatal_settings =3D CXL_INT_MSI_MSIX, - }; + /* memory event policy is left if FW has control */ + if (native_cxl) { + *policy =3D (struct cxl_event_interrupt_policy) { + .info_settings =3D CXL_INT_MSI_MSIX, + .warn_settings =3D CXL_INT_MSI_MSIX, + .failure_settings =3D CXL_INT_MSI_MSIX, + .fatal_settings =3D CXL_INT_MSI_MSIX, + .dcd_settings =3D 0, + }; + } + + if (cxl_dcd_supported(mds)) { + policy->dcd_settings =3D CXL_INT_MSI_MSIX; + size_in +=3D sizeof(policy->dcd_settings); + } =20 mbox_cmd =3D (struct cxl_mbox_cmd) { .opcode =3D CXL_MBOX_OP_SET_EVT_INT_POLICY, .payload_in =3D policy, - .size_in =3D sizeof(*policy), + .size_in =3D size_in, }; =20 rc =3D cxl_internal_send_cmd(cxl_mbox, &mbox_cmd); @@ -735,6 +746,31 @@ static int cxl_event_irqsetup(struct cxl_memdev_state = *mds, return 0; } =20 +static int cxl_irqsetup(struct cxl_memdev_state *mds, + struct cxl_event_interrupt_policy *policy, + bool native_cxl) +{ + struct cxl_dev_state *cxlds =3D &mds->cxlds; + int rc; + + if (native_cxl) { + rc =3D cxl_event_irqsetup(mds, policy); + if (rc) + return rc; + } + + if (cxl_dcd_supported(mds)) { + rc =3D cxl_event_req_irq(cxlds, policy->dcd_settings); + if (rc) { + dev_err(cxlds->dev, "Failed to get interrupt for DCD event log\n"); + cxl_disable_dcd(mds); + return rc; + } + } + + return 0; +} + static bool cxl_event_int_is_fw(u8 setting) { u8 mode =3D FIELD_GET(CXLDEV_EVENT_INT_MODE_MASK, setting); @@ -761,17 +797,25 @@ static int cxl_event_config(struct pci_host_bridge *h= ost_bridge, struct cxl_memdev_state *mds, bool irq_avail) { struct cxl_event_interrupt_policy policy =3D { 0 }; + bool native_cxl =3D host_bridge->native_cxl_error; int rc; =20 /* * When BIOS maintains CXL error reporting control, it will process * event records. Only one agent can do so. + * + * If BIOS has control of events and DCD is not supported skip event + * configuration. */ - if (!host_bridge->native_cxl_error) + if (!native_cxl && !cxl_dcd_supported(mds)) return 0; =20 if (!irq_avail) { dev_info(mds->cxlds.dev, "No interrupt support, disable event processing= .\n"); + if (cxl_dcd_supported(mds)) { + dev_info(mds->cxlds.dev, "DCD requires interrupts, disable DCD\n"); + cxl_disable_dcd(mds); + } return 0; } =20 @@ -779,10 +823,10 @@ static int cxl_event_config(struct pci_host_bridge *h= ost_bridge, if (rc) return rc; =20 - if (!cxl_event_validate_mem_policy(mds, &policy)) + if (native_cxl && !cxl_event_validate_mem_policy(mds, &policy)) return -EBUSY; =20 - rc =3D cxl_event_config_msgnums(mds, &policy); + rc =3D cxl_event_config_msgnums(mds, &policy, native_cxl); if (rc) return rc; =20 @@ -790,12 +834,16 @@ static int cxl_event_config(struct pci_host_bridge *h= ost_bridge, if (rc) return rc; =20 - rc =3D cxl_event_irqsetup(mds, &policy); + rc =3D cxl_irqsetup(mds, &policy, native_cxl); if (rc) return rc; =20 cxl_mem_get_event_records(mds, CXLDEV_EVENT_STATUS_ALL); =20 + dev_dbg(mds->cxlds.dev, "Event config : %s DCD %s\n", + native_cxl ? "OS" : "BIOS", + cxl_dcd_supported(mds) ? "supported" : "not supported"); + return 0; } =20 --=20 2.46.0 From nobody Wed Nov 27 21:37:00 2024 Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.18]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CA35E1DE8B0; Mon, 7 Oct 2024 23:17:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.18 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343036; cv=none; b=uNxuLtSdwju81+N0eV+qVFr7EXJnamWbrzOSNBH9rC0+mAGJgrteBpWSzFLg4/fe7A4z0EdS3Gig8GUZzdyoZ85l6Yk2utnckieiRoNiDrHB2S2ZoHFqr0eVoeNDvlkQQOCi86piRUnwlOrxHW50jxa65G0UivQ/NiUGG0ruhxE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343036; c=relaxed/simple; bh=7Aziv7pKJRTmg8ztGr51uqBKOZLkS3Ovx05kHI1NfI8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=PF8i9RPHN+LYww6CNwPU39fQKvomHC7eH1eI6W0KLSj+Vk8RppJdj5Bb+5rHCFxz2lcFvaLiIaWfkMrfIxmmajQwE0LSXMHgqY3MIOSCLfb8ZZ8vSW/0wFXevcmbEONXT+sT3RjgyEfCoN5jPJ69dxBb1NUr9NPgNyd7qtWGodk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=czjCQj1G; arc=none smtp.client-ip=192.198.163.18 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="czjCQj1G" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1728343034; x=1759879034; h=from:date:subject:mime-version:content-transfer-encoding: message-id:references:in-reply-to:to:cc; bh=7Aziv7pKJRTmg8ztGr51uqBKOZLkS3Ovx05kHI1NfI8=; b=czjCQj1GOJbmfr0RMhg6yDVezvZbuHNngxSoC4uMFOtxKJtjpnEMZxQz Pmd+tEdjXNK4kooOxREUSBnJekXOR302esA7FKzwCSQmxrOn7ethWLuqZ xJ/z/dIScF7XwRNAcC+m1QKdjPS4G7TFkC2zDuyboJIk44fhy8kPPibCe MmZybkQUaPvwtcdE5B2WpV4uf5JbA9SCTlal7eMo8i4YjP5SXDw7/sqBq u02MJ165PgFNICd2FCgQLl8M6CsB15npHV666xBbY/fMzAjzgPaVt5uNB R2JKXgpavARpH4+KV7Lxrzj3ZWPieC51qNU8lTFOGdyzke2cW7QB1J4QF g==; X-CSE-ConnectionGUID: 7KYrokG0QDqaZ3Pr6+uQHg== X-CSE-MsgGUID: 1jLZZblDRUSbhimCxU6f5Q== X-IronPort-AV: E=McAfee;i="6700,10204,11218"; a="26972652" X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="26972652" Received: from fmviesa010.fm.intel.com ([10.60.135.150]) by fmvoesa112.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:17:13 -0700 X-CSE-ConnectionGUID: gFddk6zdTf6EusCUOxhxzg== X-CSE-MsgGUID: mH1R8XMDRxSCUiUSk9ogqA== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="76001797" Received: from ldmartin-desk2.corp.intel.com (HELO localhost) ([10.125.110.112]) by fmviesa010-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:17:11 -0700 From: Ira Weiny Date: Mon, 07 Oct 2024 18:16:26 -0500 Subject: [PATCH v4 20/28] cxl/core: Return endpoint decoder information from region search Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241007-dcd-type2-upstream-v4-20-c261ee6eeded@intel.com> References: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> In-Reply-To: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> To: Dave Jiang , Fan Ni , Jonathan Cameron , Navneet Singh , Jonathan Corbet , Andrew Morton Cc: Dan Williams , Davidlohr Bueso , Alison Schofield , Vishal Verma , Ira Weiny , linux-btrfs@vger.kernel.org, linux-cxl@vger.kernel.org, linux-doc@vger.kernel.org, nvdimm@lists.linux.dev, linux-kernel@vger.kernel.org X-Mailer: b4 0.15-dev-37811 X-Developer-Signature: v=1; a=ed25519-sha256; t=1728342968; l=4183; i=ira.weiny@intel.com; s=20221211; h=from:subject:message-id; bh=7Aziv7pKJRTmg8ztGr51uqBKOZLkS3Ovx05kHI1NfI8=; b=SYNH12WQME42J8YnWeQicXrhArlCiFX55UMTAAJi173NdrqSnWdS/6CTkv14avXanX0Md/Ocu Fh94O08hItGDKpHTuRoP0lGQlxnvKwAaFR8JXlJsj+/R1XtrsFvlB+N X-Developer-Key: i=ira.weiny@intel.com; a=ed25519; pk=noldbkG+Wp1qXRrrkfY1QJpDf7QsOEthbOT7vm0PqsE= cxl_dpa_to_region() finds the region from a tuple. The search involves finding the device endpoint decoder as well. Dynamic capacity extent processing uses the endpoint decoder HPA information to calculate the HPA offset. In addition, well behaved extents should be contained within an endpoint decoder. Return the endpoint decoder found to be used in subsequent DCD code. Signed-off-by: Ira Weiny Reviewed-by: Alison Schofield Reviewed-by: Fan Ni Reviewed-by: Jonathan Cameron --- drivers/cxl/core/core.h | 6 ++++-- drivers/cxl/core/mbox.c | 2 +- drivers/cxl/core/memdev.c | 4 ++-- drivers/cxl/core/region.c | 8 +++++++- 4 files changed, 14 insertions(+), 6 deletions(-) diff --git a/drivers/cxl/core/core.h b/drivers/cxl/core/core.h index 5d6fe7ab0a78..94ee06cfbdca 100644 --- a/drivers/cxl/core/core.h +++ b/drivers/cxl/core/core.h @@ -39,7 +39,8 @@ void cxl_decoder_kill_region(struct cxl_endpoint_decoder = *cxled); int cxl_region_init(void); void cxl_region_exit(void); int cxl_get_poison_by_endpoint(struct cxl_port *port); -struct cxl_region *cxl_dpa_to_region(const struct cxl_memdev *cxlmd, u64 d= pa); +struct cxl_region *cxl_dpa_to_region(const struct cxl_memdev *cxlmd, u64 d= pa, + struct cxl_endpoint_decoder **cxled); u64 cxl_dpa_to_hpa(struct cxl_region *cxlr, const struct cxl_memdev *cxlmd, u64 dpa); =20 @@ -50,7 +51,8 @@ static inline u64 cxl_dpa_to_hpa(struct cxl_region *cxlr, return ULLONG_MAX; } static inline -struct cxl_region *cxl_dpa_to_region(const struct cxl_memdev *cxlmd, u64 d= pa) +struct cxl_region *cxl_dpa_to_region(const struct cxl_memdev *cxlmd, u64 d= pa, + struct cxl_endpoint_decoder **cxled) { return NULL; } diff --git a/drivers/cxl/core/mbox.c b/drivers/cxl/core/mbox.c index 3ba465823564..584d7d282a97 100644 --- a/drivers/cxl/core/mbox.c +++ b/drivers/cxl/core/mbox.c @@ -916,7 +916,7 @@ void cxl_event_trace_record(const struct cxl_memdev *cx= lmd, guard(rwsem_read)(&cxl_dpa_rwsem); =20 dpa =3D le64_to_cpu(evt->media_hdr.phys_addr) & CXL_DPA_MASK; - cxlr =3D cxl_dpa_to_region(cxlmd, dpa); + cxlr =3D cxl_dpa_to_region(cxlmd, dpa, NULL); if (cxlr) hpa =3D cxl_dpa_to_hpa(cxlr, cxlmd, dpa); =20 diff --git a/drivers/cxl/core/memdev.c b/drivers/cxl/core/memdev.c index 2565b10a769c..31872c03006b 100644 --- a/drivers/cxl/core/memdev.c +++ b/drivers/cxl/core/memdev.c @@ -313,7 +313,7 @@ int cxl_inject_poison(struct cxl_memdev *cxlmd, u64 dpa) if (rc) goto out; =20 - cxlr =3D cxl_dpa_to_region(cxlmd, dpa); + cxlr =3D cxl_dpa_to_region(cxlmd, dpa, NULL); if (cxlr) dev_warn_once(cxl_mbox->host, "poison inject dpa:%#llx region: %s\n", dpa, @@ -377,7 +377,7 @@ int cxl_clear_poison(struct cxl_memdev *cxlmd, u64 dpa) if (rc) goto out; =20 - cxlr =3D cxl_dpa_to_region(cxlmd, dpa); + cxlr =3D cxl_dpa_to_region(cxlmd, dpa, NULL); if (cxlr) dev_warn_once(cxl_mbox->host, "poison clear dpa:%#llx region: %s\n", dpa, diff --git a/drivers/cxl/core/region.c b/drivers/cxl/core/region.c index 34a6f447e75b..a0c181cc33e4 100644 --- a/drivers/cxl/core/region.c +++ b/drivers/cxl/core/region.c @@ -2827,6 +2827,7 @@ int cxl_get_poison_by_endpoint(struct cxl_port *port) struct cxl_dpa_to_region_context { struct cxl_region *cxlr; u64 dpa; + struct cxl_endpoint_decoder *cxled; }; =20 static int __cxl_dpa_to_region(struct device *dev, void *arg) @@ -2860,11 +2861,13 @@ static int __cxl_dpa_to_region(struct device *dev, = void *arg) dev_name(dev)); =20 ctx->cxlr =3D cxlr; + ctx->cxled =3D cxled; =20 return 1; } =20 -struct cxl_region *cxl_dpa_to_region(const struct cxl_memdev *cxlmd, u64 d= pa) +struct cxl_region *cxl_dpa_to_region(const struct cxl_memdev *cxlmd, u64 d= pa, + struct cxl_endpoint_decoder **cxled) { struct cxl_dpa_to_region_context ctx; struct cxl_port *port; @@ -2876,6 +2879,9 @@ struct cxl_region *cxl_dpa_to_region(const struct cxl= _memdev *cxlmd, u64 dpa) if (port && is_cxl_endpoint(port) && cxl_num_decoders_committed(port)) device_for_each_child(&port->dev, &ctx, __cxl_dpa_to_region); =20 + if (cxled) + *cxled =3D ctx.cxled; + return ctx.cxlr; } =20 --=20 2.46.0 From nobody Wed Nov 27 21:37:00 2024 Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.18]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0D0421DF24C; Mon, 7 Oct 2024 23:17:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.18 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343040; cv=none; b=YLP0zvNGr7bFhq+GsYT5b+pSsESBcaaT0hTLxBhYORXwMe/h2empXyn6xZUWLKNFdripIA3wcuIZDLtudNXOxFOdAzLGB3HV/4UmXEa6+V02CV2mhlnAqmOWw1JmTRnKI9yxhZhSrXhGOCd0DuQFoSvWQGJ33DPgpQoOweO2hJo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343040; c=relaxed/simple; bh=VX1u88FrrtZyct9ujsp+ScOnNwNuLqiKWgZuo9/QjfU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ZKfpb54fmqtXaRC0DQtFywKeK6wfEO3K0u/vqZ+qqocgVyWrK46ZnyyYGWoksTxMCAZ946D57wvybhi6uQ5pgxJhTs3ToIks1oI3xyFgAk7D+AxHd8XYa9/lEB61zX5DHIP4v0TrdpbEm/wqpsGR5kHrCF2RxRbnzF4sRgx3vQk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=V6+s37A/; arc=none smtp.client-ip=192.198.163.18 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="V6+s37A/" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1728343037; x=1759879037; h=from:date:subject:mime-version:content-transfer-encoding: message-id:references:in-reply-to:to:cc; bh=VX1u88FrrtZyct9ujsp+ScOnNwNuLqiKWgZuo9/QjfU=; b=V6+s37A/qJPcz7ojOrXX6ORgJU8jAeaB0xvsqkK+YjgjuwUmMXdEo9q5 s9X6mpxv9mlCkldMRRke70KTDWsBRcK+f6IME/2c0cFCbKWbeq3QmS7xy xZuZomSyQndggpjePrCyZIQAuot+FIcVvVqDLZK0dfWn59PfjBA67/vre BK5KYkiQi922H+yvgAOnxCgnCPE/Pj47AVlv31O4F25LQt4BZwtVklxkv gX/rpItxSq1gjbcZ/BKVjuk5szVcWrbgmSq74BqeIu0tRZjpTrFznNkVr olFgSzHFei42DsZMH52tqbWyVVT6aQ17zwiutZyqBi/hppEFaqd7UEl66 g==; X-CSE-ConnectionGUID: Q6GXVG9GTsG22UWGyxZAeQ== X-CSE-MsgGUID: NTFx6BvSTuCeaQpxEW8Byg== X-IronPort-AV: E=McAfee;i="6700,10204,11218"; a="26972662" X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="26972662" Received: from fmviesa010.fm.intel.com ([10.60.135.150]) by fmvoesa112.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:17:16 -0700 X-CSE-ConnectionGUID: VPfZ+XPSSN+ytoHopwPf6Q== X-CSE-MsgGUID: fI9WzakBSIWO+ZKxUldItg== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="76001800" Received: from ldmartin-desk2.corp.intel.com (HELO localhost) ([10.125.110.112]) by fmviesa010-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:17:14 -0700 From: ira.weiny@intel.com Date: Mon, 07 Oct 2024 18:16:27 -0500 Subject: [PATCH v4 21/28] cxl/extent: Process DCD events and realize region extents Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241007-dcd-type2-upstream-v4-21-c261ee6eeded@intel.com> References: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> In-Reply-To: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> To: Dave Jiang , Fan Ni , Jonathan Cameron , Navneet Singh , Jonathan Corbet , Andrew Morton Cc: Dan Williams , Davidlohr Bueso , Alison Schofield , Vishal Verma , Ira Weiny , linux-btrfs@vger.kernel.org, linux-cxl@vger.kernel.org, linux-doc@vger.kernel.org, nvdimm@lists.linux.dev, linux-kernel@vger.kernel.org X-Mailer: b4 0.15-dev-37811 X-Developer-Signature: v=1; a=ed25519-sha256; t=1728342968; l=34698; i=ira.weiny@intel.com; s=20221211; h=from:subject:message-id; bh=NlMEg/xoo8Q2RqM/7z9w793VjfyKFFhIQ6MoMbS3zr0=; b=pDTMDS5Ozddu+iZlFHh1GysFo1UMSb0O0bTIjWiQ/gehW+Nlm4rq+ilR23/s5sQGTw8sJk9Y6 3AhxYIZC1w/Baws0l228buOwMqYevA1Cc9k6/tgS34TKE37w+odmDyc X-Developer-Key: i=ira.weiny@intel.com; a=ed25519; pk=noldbkG+Wp1qXRrrkfY1QJpDf7QsOEthbOT7vm0PqsE= From: Navneet Singh A dynamic capacity device (DCD) sends events to signal the host for changes in the availability of Dynamic Capacity (DC) memory. These events contain extents describing a DPA range and meta data for memory to be added or removed. Events may be sent from the device at any time. Three types of events can be signaled, Add, Release, and Force Release. On add, the host may accept or reject the memory being offered. If no region exists, or the extent is invalid, the extent should be rejected. Add extent events may be grouped by a 'more' bit which indicates those extents should be processed as a group. On remove, the host can delay the response until the host is safely not using the memory. If no region exists the release can be sent immediately. The host may also release extents (or partial extents) at any time. Thus the 'more' bit grouping of release events is of less value and can be ignored in favor of sending multiple release capacity responses for groups of release events. Force removal is intended as a mechanism between the FM and the device and intended only when the host is unresponsive, out of sync, or otherwise broken. Purposely ignore force removal events. Regions are made up of one or more devices which may be surfacing memory to the host. Once all devices in a region have surfaced an extent the region can expose a corresponding extent for the user to consume. Without interleaving a device extent forms a 1:1 relationship with the region extent. Immediately surface a region extent upon getting a device extent. Per the specification the device is allowed to offer or remove extents at any time. However, anticipated use cases can expect extents to be offered, accepted, and removed in well defined chunks. Simplify extent tracking with the following restrictions. 1) Flag for removal any extent which overlaps a requested release range. 2) Refuse the offer of extents which overlap already accepted memory ranges. 3) Accept again a range which has already been accepted by the host. Eating duplicates serves three purposes. First, this simplifies the code if the device should get out of sync with the host. And it should be safe to acknowledge the extent again. Second, this simplifies the code to process existing extents if the extent list should change while the extent list is being read. Third, duplicates for a given region which are seen during a race between the hardware surfacing an extent and the cxl dax driver scanning for existing extents will be ignored. NOTE: Processing existing extents is done in a later patch. Management of the region extent devices must be synchronized with potential uses of the memory within the DAX layer. Create region extent devices as children of the cxl_dax_region device such that the DAX region driver can co-drive them and synchronize with the DAX layer. Synchronization and management is handled in a subsequent patch. Tag support within the DAX layer is not yet supported. To maintain compatibility legacy DAX/region processing only tags with a value of 0 are allowed. This defines existing DAX devices as having a 0 tag which makes the most logical sense as a default. Process DCD events and create region devices. Signed-off-by: Navneet Singh Co-developed-by: Ira Weiny Signed-off-by: Ira Weiny --- Changes: [Jonathan/jgroves/iweiny: restrict tags to 0] [iweiny: rebase to 6.12 and adjust mailbox commands] [Jonathan: remove setting cxlr <-> cxlr_dax links to NULL] --- drivers/cxl/core/Makefile | 2 +- drivers/cxl/core/core.h | 13 ++ drivers/cxl/core/extent.c | 366 ++++++++++++++++++++++++++++++++++++++++++= ++++ drivers/cxl/core/mbox.c | 293 ++++++++++++++++++++++++++++++++++++- drivers/cxl/core/region.c | 3 + drivers/cxl/cxl.h | 52 ++++++- drivers/cxl/cxlmem.h | 26 ++++ include/cxl/event.h | 32 ++++ tools/testing/cxl/Kbuild | 3 +- 9 files changed, 786 insertions(+), 4 deletions(-) diff --git a/drivers/cxl/core/Makefile b/drivers/cxl/core/Makefile index 9259bcc6773c..3b812515e725 100644 --- a/drivers/cxl/core/Makefile +++ b/drivers/cxl/core/Makefile @@ -15,4 +15,4 @@ cxl_core-y +=3D hdm.o cxl_core-y +=3D pmu.o cxl_core-y +=3D cdat.o cxl_core-$(CONFIG_TRACING) +=3D trace.o -cxl_core-$(CONFIG_CXL_REGION) +=3D region.o +cxl_core-$(CONFIG_CXL_REGION) +=3D region.o extent.o diff --git a/drivers/cxl/core/core.h b/drivers/cxl/core/core.h index 94ee06cfbdca..0eccdd0b9261 100644 --- a/drivers/cxl/core/core.h +++ b/drivers/cxl/core/core.h @@ -44,12 +44,24 @@ struct cxl_region *cxl_dpa_to_region(const struct cxl_m= emdev *cxlmd, u64 dpa, u64 cxl_dpa_to_hpa(struct cxl_region *cxlr, const struct cxl_memdev *cxlmd, u64 dpa); =20 +int cxl_add_extent(struct cxl_memdev_state *mds, struct cxl_extent *extent= ); +int cxl_rm_extent(struct cxl_memdev_state *mds, struct cxl_extent *extent); #else static inline u64 cxl_dpa_to_hpa(struct cxl_region *cxlr, const struct cxl_memdev *cxlmd, u64 dpa) { return ULLONG_MAX; } +static inline int cxl_add_extent(struct cxl_memdev_state *mds, + struct cxl_extent *extent) +{ + return 0; +} +static inline int cxl_rm_extent(struct cxl_memdev_state *mds, + struct cxl_extent *extent) +{ + return 0; +} static inline struct cxl_region *cxl_dpa_to_region(const struct cxl_memdev *cxlmd, u64 d= pa, struct cxl_endpoint_decoder **cxled) @@ -123,5 +135,6 @@ int cxl_update_hmat_access_coordinates(int nid, struct = cxl_region *cxlr, bool cxl_need_node_perf_attrs_update(int nid); int cxl_port_get_switch_dport_bandwidth(struct cxl_port *port, struct access_coordinate *c); +void memdev_release_extent(struct cxl_memdev_state *mds, struct range *ran= ge); =20 #endif /* __CXL_CORE_H__ */ diff --git a/drivers/cxl/core/extent.c b/drivers/cxl/core/extent.c new file mode 100644 index 000000000000..69a7614ba6a9 --- /dev/null +++ b/drivers/cxl/core/extent.c @@ -0,0 +1,366 @@ +// SPDX-License-Identifier: GPL-2.0 +/* Copyright(c) 2024 Intel Corporation. All rights reserved. */ + +#include +#include + +#include "core.h" + +static void cxled_release_extent(struct cxl_endpoint_decoder *cxled, + struct cxled_extent *ed_extent) +{ + struct cxl_memdev_state *mds =3D cxled_to_mds(cxled); + struct device *dev =3D &cxled->cxld.dev; + + dev_dbg(dev, "Remove extent %pra (%*phC)\n", &ed_extent->dpa_range, + CXL_EXTENT_TAG_LEN, ed_extent->tag); + memdev_release_extent(mds, &ed_extent->dpa_range); + kfree(ed_extent); +} + +static void free_region_extent(struct region_extent *region_extent) +{ + struct cxled_extent *ed_extent; + unsigned long index; + + /* + * Remove from each endpoint decoder the extent which backs this region + * extent + */ + xa_for_each(®ion_extent->decoder_extents, index, ed_extent) + cxled_release_extent(ed_extent->cxled, ed_extent); + xa_destroy(®ion_extent->decoder_extents); + ida_free(®ion_extent->cxlr_dax->extent_ida, region_extent->dev.id); + kfree(region_extent); +} + +static void region_extent_release(struct device *dev) +{ + struct region_extent *region_extent =3D to_region_extent(dev); + + free_region_extent(region_extent); +} + +static const struct device_type region_extent_type =3D { + .name =3D "extent", + .release =3D region_extent_release, +}; + +bool is_region_extent(struct device *dev) +{ + return dev->type =3D=3D ®ion_extent_type; +} +EXPORT_SYMBOL_NS_GPL(is_region_extent, CXL); + +static void region_extent_unregister(void *ext) +{ + struct region_extent *region_extent =3D ext; + + dev_dbg(®ion_extent->dev, "DAX region rm extent HPA %pra\n", + ®ion_extent->hpa_range); + device_unregister(®ion_extent->dev); +} + +static void region_rm_extent(struct region_extent *region_extent) +{ + struct device *region_dev =3D region_extent->dev.parent; + + devm_release_action(region_dev, region_extent_unregister, region_extent); +} + +static struct region_extent * +alloc_region_extent(struct cxl_dax_region *cxlr_dax, struct range *hpa_ran= ge, u8 *tag) +{ + int id; + + struct region_extent *region_extent __free(kfree) =3D + kzalloc(sizeof(*region_extent), GFP_KERNEL); + if (!region_extent) + return ERR_PTR(-ENOMEM); + + id =3D ida_alloc(&cxlr_dax->extent_ida, GFP_KERNEL); + if (id < 0) + return ERR_PTR(-ENOMEM); + + region_extent->hpa_range =3D *hpa_range; + region_extent->cxlr_dax =3D cxlr_dax; + import_uuid(®ion_extent->tag, tag); + region_extent->dev.id =3D id; + xa_init(®ion_extent->decoder_extents); + return no_free_ptr(region_extent); +} + +static int online_region_extent(struct region_extent *region_extent) +{ + struct cxl_dax_region *cxlr_dax =3D region_extent->cxlr_dax; + struct device *dev =3D ®ion_extent->dev; + int rc; + + device_initialize(dev); + device_set_pm_not_required(dev); + dev->parent =3D &cxlr_dax->dev; + dev->type =3D ®ion_extent_type; + rc =3D dev_set_name(dev, "extent%d.%d", cxlr_dax->cxlr->id, dev->id); + if (rc) + goto err; + + rc =3D device_add(dev); + if (rc) + goto err; + + dev_dbg(dev, "region extent HPA %pra\n", ®ion_extent->hpa_range); + return devm_add_action_or_reset(&cxlr_dax->dev, region_extent_unregister, + region_extent); + +err: + dev_err(&cxlr_dax->dev, "Failed to initialize region extent HPA %pra\n", + ®ion_extent->hpa_range); + + put_device(dev); + return rc; +} + +struct match_data { + struct cxl_endpoint_decoder *cxled; + struct range *new_range; +}; + +static int match_contains(struct device *dev, void *data) +{ + struct region_extent *region_extent =3D to_region_extent(dev); + struct match_data *md =3D data; + struct cxled_extent *entry; + unsigned long index; + + if (!region_extent) + return 0; + + xa_for_each(®ion_extent->decoder_extents, index, entry) { + if (md->cxled =3D=3D entry->cxled && + range_contains(&entry->dpa_range, md->new_range)) + return 1; + } + return 0; +} + +static bool extents_contain(struct cxl_dax_region *cxlr_dax, + struct cxl_endpoint_decoder *cxled, + struct range *new_range) +{ + struct device *extent_device; + struct match_data md =3D { + .cxled =3D cxled, + .new_range =3D new_range, + }; + + extent_device =3D device_find_child(&cxlr_dax->dev, &md, match_contains); + if (!extent_device) + return false; + + put_device(extent_device); + return true; +} + +static int match_overlaps(struct device *dev, void *data) +{ + struct region_extent *region_extent =3D to_region_extent(dev); + struct match_data *md =3D data; + struct cxled_extent *entry; + unsigned long index; + + if (!region_extent) + return 0; + + xa_for_each(®ion_extent->decoder_extents, index, entry) { + if (md->cxled =3D=3D entry->cxled && + range_overlaps(&entry->dpa_range, md->new_range)) + return 1; + } + + return 0; +} + +static bool extents_overlap(struct cxl_dax_region *cxlr_dax, + struct cxl_endpoint_decoder *cxled, + struct range *new_range) +{ + struct device *extent_device; + struct match_data md =3D { + .cxled =3D cxled, + .new_range =3D new_range, + }; + + extent_device =3D device_find_child(&cxlr_dax->dev, &md, match_overlaps); + if (!extent_device) + return false; + + put_device(extent_device); + return true; +} + +static void calc_hpa_range(struct cxl_endpoint_decoder *cxled, + struct cxl_dax_region *cxlr_dax, + struct range *dpa_range, + struct range *hpa_range) +{ + resource_size_t dpa_offset, hpa; + + dpa_offset =3D dpa_range->start - cxled->dpa_res->start; + hpa =3D cxled->cxld.hpa_range.start + dpa_offset; + + hpa_range->start =3D hpa - cxlr_dax->hpa_range.start; + hpa_range->end =3D hpa_range->start + range_len(dpa_range) - 1; +} + +static int cxlr_rm_extent(struct device *dev, void *data) +{ + struct region_extent *region_extent =3D to_region_extent(dev); + struct range *region_hpa_range =3D data; + + if (!region_extent) + return 0; + + /* + * Any extent which 'touches' the released range is removed. + */ + if (range_overlaps(region_hpa_range, ®ion_extent->hpa_range)) { + dev_dbg(dev, "Remove region extent HPA %pra\n", + ®ion_extent->hpa_range); + region_rm_extent(region_extent); + } + return 0; +} + +int cxl_rm_extent(struct cxl_memdev_state *mds, struct cxl_extent *extent) +{ + u64 start_dpa =3D le64_to_cpu(extent->start_dpa); + struct cxl_memdev *cxlmd =3D mds->cxlds.cxlmd; + struct cxl_endpoint_decoder *cxled; + struct range hpa_range, dpa_range; + struct cxl_region *cxlr; + + dpa_range =3D (struct range) { + .start =3D start_dpa, + .end =3D start_dpa + le64_to_cpu(extent->length) - 1, + }; + + guard(rwsem_read)(&cxl_region_rwsem); + cxlr =3D cxl_dpa_to_region(cxlmd, start_dpa, &cxled); + if (!cxlr) { + /* + * No region can happen here for a few reasons: + * + * 1) Extents were accepted and the host crashed/rebooted + * leaving them in an accepted state. On reboot the host + * has not yet created a region to own them. + * + * 2) Region destruction won the race with the device releasing + * all the extents. Here the release will be a duplicate of + * the one sent via region destruction. + * + * 3) The device is confused and releasing extents for which no + * region ever existed. + * + * In all these cases make sure the device knows we are not + * using this extent. + */ + memdev_release_extent(mds, &dpa_range); + return -ENXIO; + } + + calc_hpa_range(cxled, cxlr->cxlr_dax, &dpa_range, &hpa_range); + + /* Remove region extents which overlap */ + return device_for_each_child(&cxlr->cxlr_dax->dev, &hpa_range, + cxlr_rm_extent); +} + +static int cxlr_add_extent(struct cxl_dax_region *cxlr_dax, + struct cxl_endpoint_decoder *cxled, + struct cxled_extent *ed_extent) +{ + struct region_extent *region_extent; + struct range hpa_range; + int rc; + + calc_hpa_range(cxled, cxlr_dax, &ed_extent->dpa_range, &hpa_range); + + region_extent =3D alloc_region_extent(cxlr_dax, &hpa_range, ed_extent->ta= g); + if (IS_ERR(region_extent)) + return PTR_ERR(region_extent); + + rc =3D xa_insert(®ion_extent->decoder_extents, (unsigned long)ed_exten= t, + ed_extent, GFP_KERNEL); + if (rc) { + free_region_extent(region_extent); + return rc; + } + + /* device model handles freeing region_extent */ + return online_region_extent(region_extent); +} + +/* Callers are expected to ensure cxled has been attached to a region */ +int cxl_add_extent(struct cxl_memdev_state *mds, struct cxl_extent *extent) +{ + u64 start_dpa =3D le64_to_cpu(extent->start_dpa); + struct cxl_memdev *cxlmd =3D mds->cxlds.cxlmd; + struct cxl_endpoint_decoder *cxled; + struct range ed_range, ext_range; + struct cxl_dax_region *cxlr_dax; + struct cxled_extent *ed_extent; + struct cxl_region *cxlr; + struct device *dev; + + ext_range =3D (struct range) { + .start =3D start_dpa, + .end =3D start_dpa + le64_to_cpu(extent->length) - 1, + }; + + guard(rwsem_read)(&cxl_region_rwsem); + cxlr =3D cxl_dpa_to_region(cxlmd, start_dpa, &cxled); + if (!cxlr) + return -ENXIO; + + cxlr_dax =3D cxled->cxld.region->cxlr_dax; + dev =3D &cxled->cxld.dev; + ed_range =3D (struct range) { + .start =3D cxled->dpa_res->start, + .end =3D cxled->dpa_res->end, + }; + + dev_dbg(&cxled->cxld.dev, "Checking ED (%pr) for extent %pra\n", + cxled->dpa_res, &ext_range); + + if (!range_contains(&ed_range, &ext_range)) { + dev_err_ratelimited(dev, + "DC extent DPA %pra (%*phC) is not fully in ED %pra\n", + &ext_range.start, CXL_EXTENT_TAG_LEN, + extent->tag, &ed_range); + return -ENXIO; + } + + /* + * Allowing duplicates or extents which are already in an accepted + * range simplifies extent processing, especially when dealing with the + * cxl dax driver scanning for existing extents. + */ + if (extents_contain(cxlr_dax, cxled, &ext_range)) + return 0; + + if (extents_overlap(cxlr_dax, cxled, &ext_range)) + return -ENXIO; + + ed_extent =3D kzalloc(sizeof(*ed_extent), GFP_KERNEL); + if (!ed_extent) + return -ENOMEM; + + ed_extent->cxled =3D cxled; + ed_extent->dpa_range =3D ext_range; + memcpy(ed_extent->tag, extent->tag, CXL_EXTENT_TAG_LEN); + + dev_dbg(dev, "Add extent %pra (%*phC)\n", &ed_extent->dpa_range, + CXL_EXTENT_TAG_LEN, ed_extent->tag); + + return cxlr_add_extent(cxlr_dax, cxled, ed_extent); +} diff --git a/drivers/cxl/core/mbox.c b/drivers/cxl/core/mbox.c index 584d7d282a97..d66beec687a0 100644 --- a/drivers/cxl/core/mbox.c +++ b/drivers/cxl/core/mbox.c @@ -889,6 +889,58 @@ int cxl_enumerate_cmds(struct cxl_memdev_state *mds) } EXPORT_SYMBOL_NS_GPL(cxl_enumerate_cmds, CXL); =20 +static u8 zero_tag[CXL_EXTENT_TAG_LEN] =3D { 0 }; + +static int cxl_validate_extent(struct cxl_memdev_state *mds, + struct cxl_extent *extent) +{ + u64 start =3D le64_to_cpu(extent->start_dpa); + u64 length =3D le64_to_cpu(extent->length); + struct device *dev =3D mds->cxlds.dev; + + struct range ext_range =3D (struct range){ + .start =3D start, + .end =3D start + length - 1, + }; + + if (le16_to_cpu(extent->shared_extn_seq) !=3D 0) { + dev_err_ratelimited(dev, + "DC extent DPA %pra (%*phC) can not be shared\n", + &ext_range.start, CXL_EXTENT_TAG_LEN, + extent->tag); + return -ENXIO; + } + + if (memcmp(extent->tag, zero_tag, CXL_EXTENT_TAG_LEN)) { + dev_err_ratelimited(dev, + "DC extent DPA %pra (%*phC); tags not supported\n", + &ext_range.start, CXL_EXTENT_TAG_LEN, + extent->tag); + return -ENXIO; + } + + /* Extents must not cross DC region boundary's */ + for (int i =3D 0; i < mds->nr_dc_region; i++) { + struct cxl_dc_region_info *dcr =3D &mds->dc_region[i]; + struct range region_range =3D (struct range) { + .start =3D dcr->base, + .end =3D dcr->base + dcr->decode_len - 1, + }; + + if (range_contains(®ion_range, &ext_range)) { + dev_dbg(dev, "DC extent DPA %pra (DCR:%d:%#llx)(%*phC)\n", + &ext_range, i, start - dcr->base, + CXL_EXTENT_TAG_LEN, extent->tag); + return 0; + } + } + + dev_err_ratelimited(dev, + "DC extent DPA %pra (%*phC) is not in any DC region\n", + &ext_range, CXL_EXTENT_TAG_LEN, extent->tag); + return -ENXIO; +} + void cxl_event_trace_record(const struct cxl_memdev *cxlmd, enum cxl_event_log_type type, enum cxl_event_type event_type, @@ -1017,6 +1069,223 @@ static int cxl_clear_event_record(struct cxl_memdev= _state *mds, return rc; } =20 +static int cxl_send_dc_response(struct cxl_memdev_state *mds, int opcode, + struct xarray *extent_array, int cnt) +{ + struct cxl_mailbox *cxl_mbox =3D &mds->cxlds.cxl_mbox; + struct cxl_mbox_dc_response *p; + struct cxl_mbox_cmd mbox_cmd; + struct cxl_extent *extent; + unsigned long index; + u32 pl_index; + int rc; + + size_t pl_size =3D struct_size(p, extent_list, cnt); + u32 max_extents =3D cnt; + + /* May have to use more bit on response. */ + if (pl_size > cxl_mbox->payload_size) { + max_extents =3D (cxl_mbox->payload_size - sizeof(*p)) / + sizeof(struct updated_extent_list); + pl_size =3D struct_size(p, extent_list, max_extents); + } + + struct cxl_mbox_dc_response *response __free(kfree) =3D + kzalloc(pl_size, GFP_KERNEL); + if (!response) + return -ENOMEM; + + pl_index =3D 0; + xa_for_each(extent_array, index, extent) { + + response->extent_list[pl_index].dpa_start =3D extent->start_dpa; + response->extent_list[pl_index].length =3D extent->length; + pl_index++; + response->extent_list_size =3D cpu_to_le32(pl_index); + + if (pl_index =3D=3D max_extents) { + mbox_cmd =3D (struct cxl_mbox_cmd) { + .opcode =3D opcode, + .size_in =3D struct_size(response, extent_list, + pl_index), + .payload_in =3D response, + }; + + response->flags =3D 0; + if (pl_index < cnt) + response->flags &=3D CXL_DCD_EVENT_MORE; + + rc =3D cxl_internal_send_cmd(cxl_mbox, &mbox_cmd); + if (rc) + return rc; + pl_index =3D 0; + } + } + + if (cnt =3D=3D 0 || pl_index) { + mbox_cmd =3D (struct cxl_mbox_cmd) { + .opcode =3D opcode, + .size_in =3D struct_size(response, extent_list, + pl_index), + .payload_in =3D response, + }; + + response->flags =3D 0; + rc =3D cxl_internal_send_cmd(cxl_mbox, &mbox_cmd); + if (rc) + return rc; + } + + return 0; +} + +void memdev_release_extent(struct cxl_memdev_state *mds, struct range *ran= ge) +{ + struct device *dev =3D mds->cxlds.dev; + struct xarray extent_list; + + struct cxl_extent extent =3D { + .start_dpa =3D cpu_to_le64(range->start), + .length =3D cpu_to_le64(range_len(range)), + }; + + dev_dbg(dev, "Release response dpa %pra\n", range); + + xa_init(&extent_list); + if (xa_insert(&extent_list, 0, &extent, GFP_KERNEL)) { + dev_dbg(dev, "Failed to release %pra\n", range); + goto destroy; + } + + if (cxl_send_dc_response(mds, CXL_MBOX_OP_RELEASE_DC, &extent_list, 1)) + dev_dbg(dev, "Failed to release %pra\n", range); + +destroy: + xa_destroy(&extent_list); +} + +static int validate_add_extent(struct cxl_memdev_state *mds, + struct cxl_extent *extent) +{ + int rc; + + rc =3D cxl_validate_extent(mds, extent); + if (rc) + return rc; + + return cxl_add_extent(mds, extent); +} + +static int cxl_add_pending(struct cxl_memdev_state *mds) +{ + struct device *dev =3D mds->cxlds.dev; + struct cxl_extent *extent; + unsigned long cnt =3D 0; + unsigned long index; + int rc; + + xa_for_each(&mds->pending_extents, index, extent) { + if (validate_add_extent(mds, extent)) { + /* + * Any extents which are to be rejected are omitted from + * the response. An empty response means all are + * rejected. + */ + dev_dbg(dev, "unconsumed DC extent DPA:%#llx LEN:%#llx\n", + le64_to_cpu(extent->start_dpa), + le64_to_cpu(extent->length)); + xa_erase(&mds->pending_extents, index); + kfree(extent); + continue; + } + cnt++; + } + rc =3D cxl_send_dc_response(mds, CXL_MBOX_OP_ADD_DC_RESPONSE, + &mds->pending_extents, cnt); + xa_for_each(&mds->pending_extents, index, extent) { + xa_erase(&mds->pending_extents, index); + kfree(extent); + } + return rc; +} + +static int handle_add_event(struct cxl_memdev_state *mds, + struct cxl_event_dcd *event) +{ + struct device *dev =3D mds->cxlds.dev; + struct cxl_extent *extent; + + extent =3D kmemdup(&event->extent, sizeof(*extent), GFP_KERNEL); + if (!extent) + return -ENOMEM; + + if (xa_insert(&mds->pending_extents, (unsigned long)extent, extent, + GFP_KERNEL)) { + kfree(extent); + return -ENOMEM; + } + + if (event->flags & CXL_DCD_EVENT_MORE) { + dev_dbg(dev, "more bit set; delay the surfacing of extent\n"); + return 0; + } + + /* extents are removed and free'ed in cxl_add_pending() */ + return cxl_add_pending(mds); +} + +static char *cxl_dcd_evt_type_str(u8 type) +{ + switch (type) { + case DCD_ADD_CAPACITY: + return "add"; + case DCD_RELEASE_CAPACITY: + return "release"; + case DCD_FORCED_CAPACITY_RELEASE: + return "force release"; + default: + break; + } + + return ""; +} + +static void cxl_handle_dcd_event_records(struct cxl_memdev_state *mds, + struct cxl_event_record_raw *raw_rec) +{ + struct cxl_event_dcd *event =3D &raw_rec->event.dcd; + struct cxl_extent *extent =3D &event->extent; + struct device *dev =3D mds->cxlds.dev; + uuid_t *id =3D &raw_rec->id; + int rc; + + if (!uuid_equal(id, &CXL_EVENT_DC_EVENT_UUID)) + return; + + dev_dbg(dev, "DCD event %s : DPA:%#llx LEN:%#llx\n", + cxl_dcd_evt_type_str(event->event_type), + le64_to_cpu(extent->start_dpa), le64_to_cpu(extent->length)); + + switch (event->event_type) { + case DCD_ADD_CAPACITY: + rc =3D handle_add_event(mds, event); + break; + case DCD_RELEASE_CAPACITY: + rc =3D cxl_rm_extent(mds, &event->extent); + break; + case DCD_FORCED_CAPACITY_RELEASE: + dev_err_ratelimited(dev, "Forced release event ignored.\n"); + rc =3D 0; + break; + default: + rc =3D -EINVAL; + break; + } + + if (rc) + dev_err_ratelimited(dev, "dcd event failed: %d\n", rc); +} + static void cxl_mem_get_records_log(struct cxl_memdev_state *mds, enum cxl_event_log_type type) { @@ -1053,9 +1322,13 @@ static void cxl_mem_get_records_log(struct cxl_memde= v_state *mds, if (!nr_rec) break; =20 - for (i =3D 0; i < nr_rec; i++) + for (i =3D 0; i < nr_rec; i++) { __cxl_event_trace_record(cxlmd, type, &payload->records[i]); + if (type =3D=3D CXL_EVENT_TYPE_DCD) + cxl_handle_dcd_event_records(mds, + &payload->records[i]); + } =20 if (payload->flags & CXL_GET_EVENT_FLAG_OVERFLOW) trace_cxl_overflow(cxlmd, type, payload); @@ -1087,6 +1360,8 @@ void cxl_mem_get_event_records(struct cxl_memdev_stat= e *mds, u32 status) { dev_dbg(mds->cxlds.dev, "Reading event logs: %x\n", status); =20 + if (cxl_dcd_supported(mds) && (status & CXLDEV_EVENT_STATUS_DCD)) + cxl_mem_get_records_log(mds, CXL_EVENT_TYPE_DCD); if (status & CXLDEV_EVENT_STATUS_FATAL) cxl_mem_get_records_log(mds, CXL_EVENT_TYPE_FATAL); if (status & CXLDEV_EVENT_STATUS_FAIL) @@ -1632,9 +1907,21 @@ int cxl_mailbox_init(struct cxl_mailbox *cxl_mbox, s= truct device *host) } EXPORT_SYMBOL_NS_GPL(cxl_mailbox_init, CXL); =20 +static void clear_pending_extents(void *_mds) +{ + struct cxl_memdev_state *mds =3D _mds; + struct cxl_extent *extent; + unsigned long index; + + xa_for_each(&mds->pending_extents, index, extent) + kfree(extent); + xa_destroy(&mds->pending_extents); +} + struct cxl_memdev_state *cxl_memdev_state_create(struct device *dev) { struct cxl_memdev_state *mds; + int rc; =20 mds =3D devm_kzalloc(dev, sizeof(*mds), GFP_KERNEL); if (!mds) { @@ -1651,6 +1938,10 @@ struct cxl_memdev_state *cxl_memdev_state_create(str= uct device *dev) mds->pmem_perf.qos_class =3D CXL_QOS_CLASS_INVALID; for (int i =3D 0; i < CXL_MAX_DC_REGION; i++) mds->dc_perf[i].qos_class =3D CXL_QOS_CLASS_INVALID; + xa_init(&mds->pending_extents); + rc =3D devm_add_action_or_reset(dev, clear_pending_extents, mds); + if (rc) + return ERR_PTR(rc); =20 return mds; } diff --git a/drivers/cxl/core/region.c b/drivers/cxl/core/region.c index a0c181cc33e4..6ae51fc2bdae 100644 --- a/drivers/cxl/core/region.c +++ b/drivers/cxl/core/region.c @@ -3036,6 +3036,7 @@ static void cxl_dax_region_release(struct device *dev) { struct cxl_dax_region *cxlr_dax =3D to_cxl_dax_region(dev); =20 + ida_destroy(&cxlr_dax->extent_ida); kfree(cxlr_dax); } =20 @@ -3089,6 +3090,8 @@ static struct cxl_dax_region *cxl_dax_region_alloc(st= ruct cxl_region *cxlr) =20 dev =3D &cxlr_dax->dev; cxlr_dax->cxlr =3D cxlr; + cxlr->cxlr_dax =3D cxlr_dax; + ida_init(&cxlr_dax->extent_ida); device_initialize(dev); lockdep_set_class(&dev->mutex, &cxl_dax_region_key); device_set_pm_not_required(dev); diff --git a/drivers/cxl/cxl.h b/drivers/cxl/cxl.h index cbaacbe0f36d..b75653e9bc32 100644 --- a/drivers/cxl/cxl.h +++ b/drivers/cxl/cxl.h @@ -11,6 +11,7 @@ #include #include #include +#include =20 extern const struct nvdimm_security_ops *cxl_security_ops; =20 @@ -169,11 +170,13 @@ static inline int ways_to_eiw(unsigned int ways, u8 *= eiw) #define CXLDEV_EVENT_STATUS_WARN BIT(1) #define CXLDEV_EVENT_STATUS_FAIL BIT(2) #define CXLDEV_EVENT_STATUS_FATAL BIT(3) +#define CXLDEV_EVENT_STATUS_DCD BIT(4) =20 #define CXLDEV_EVENT_STATUS_ALL (CXLDEV_EVENT_STATUS_INFO | \ CXLDEV_EVENT_STATUS_WARN | \ CXLDEV_EVENT_STATUS_FAIL | \ - CXLDEV_EVENT_STATUS_FATAL) + CXLDEV_EVENT_STATUS_FATAL | \ + CXLDEV_EVENT_STATUS_DCD) =20 /* CXL rev 3.0 section 8.2.9.2.4; Table 8-52 */ #define CXLDEV_EVENT_INT_MODE_MASK GENMASK(1, 0) @@ -444,6 +447,18 @@ enum cxl_decoder_state { CXL_DECODER_STATE_AUTO, }; =20 +/** + * struct cxled_extent - Extent within an endpoint decoder + * @cxled: Reference to the endpoint decoder + * @dpa_range: DPA range this extent covers within the decoder + * @tag: Tag from device for this extent + */ +struct cxled_extent { + struct cxl_endpoint_decoder *cxled; + struct range dpa_range; + u8 tag[CXL_EXTENT_TAG_LEN]; +}; + /** * struct cxl_endpoint_decoder - Endpoint / SPA to DPA decoder * @cxld: base cxl_decoder_object @@ -569,6 +584,7 @@ struct cxl_region_params { * @type: Endpoint decoder target type * @cxl_nvb: nvdimm bridge for coordinating @cxlr_pmem setup / shutdown * @cxlr_pmem: (for pmem regions) cached copy of the nvdimm bridge + * @cxlr_dax: (for DC regions) cached copy of CXL DAX bridge * @flags: Region state flags * @params: active + config params for the region * @coord: QoS access coordinates for the region @@ -582,6 +598,7 @@ struct cxl_region { enum cxl_decoder_type type; struct cxl_nvdimm_bridge *cxl_nvb; struct cxl_pmem_region *cxlr_pmem; + struct cxl_dax_region *cxlr_dax; unsigned long flags; struct cxl_region_params params; struct access_coordinate coord[ACCESS_COORDINATE_MAX]; @@ -622,12 +639,45 @@ struct cxl_pmem_region { struct cxl_pmem_region_mapping mapping[]; }; =20 +/* See CXL 3.0 8.2.9.2.1.5 */ +enum dc_event { + DCD_ADD_CAPACITY, + DCD_RELEASE_CAPACITY, + DCD_FORCED_CAPACITY_RELEASE, + DCD_REGION_CONFIGURATION_UPDATED, +}; + struct cxl_dax_region { struct device dev; struct cxl_region *cxlr; struct range hpa_range; + struct ida extent_ida; }; =20 +/** + * struct region_extent - CXL DAX region extent + * @dev: device representing this extent + * @cxlr_dax: back reference to parent region device + * @hpa_range: HPA range of this extent + * @tag: tag of the extent + * @decoder_extents: Endpoint decoder extents which make up this region ex= tent + */ +struct region_extent { + struct device dev; + struct cxl_dax_region *cxlr_dax; + struct range hpa_range; + uuid_t tag; + struct xarray decoder_extents; +}; + +bool is_region_extent(struct device *dev); +static inline struct region_extent *to_region_extent(struct device *dev) +{ + if (!is_region_extent(dev)) + return NULL; + return container_of(dev, struct region_extent, dev); +} + /** * struct cxl_port - logical collection of upstream port devices and * downstream port devices to construct a CXL memory diff --git a/drivers/cxl/cxlmem.h b/drivers/cxl/cxlmem.h index 2d2a1884a174..dd7cc0d373af 100644 --- a/drivers/cxl/cxlmem.h +++ b/drivers/cxl/cxlmem.h @@ -506,6 +506,7 @@ static inline struct cxl_dev_state *mbox_to_cxlds(struc= t cxl_mailbox *cxl_mbox) * @pmem_perf: performance data entry matched to PMEM partition * @nr_dc_region: number of DC regions implemented in the memory device * @dc_region: array containing info about the DC regions + * @pending_extents: array of extents pending during more bit processing * @event: event log driver state * @poison: poison driver state info * @security: security driver state info @@ -538,6 +539,7 @@ struct cxl_memdev_state { u8 nr_dc_region; struct cxl_dc_region_info dc_region[CXL_MAX_DC_REGION]; struct cxl_dpa_perf dc_perf[CXL_MAX_DC_REGION]; + struct xarray pending_extents; =20 struct cxl_event_state event; struct cxl_poison_state poison; @@ -609,6 +611,21 @@ enum cxl_opcode { UUID_INIT(0x5e1819d9, 0x11a9, 0x400c, 0x81, 0x1f, 0xd6, 0x07, 0x19, \ 0x40, 0x3d, 0x86) =20 +/* + * Add Dynamic Capacity Response + * CXL rev 3.1 section 8.2.9.9.9.3; Table 8-168 & Table 8-169 + */ +struct cxl_mbox_dc_response { + __le32 extent_list_size; + u8 flags; + u8 reserved[3]; + struct updated_extent_list { + __le64 dpa_start; + __le64 length; + u8 reserved[8]; + } __packed extent_list[]; +} __packed; + struct cxl_mbox_get_supported_logs { __le16 entries; u8 rsvd[6]; @@ -671,6 +688,14 @@ struct cxl_mbox_identify { UUID_INIT(0xfe927475, 0xdd59, 0x4339, 0xa5, 0x86, 0x79, 0xba, 0xb1, \ 0x13, 0xb7, 0x74) =20 +/* + * Dynamic Capacity Event Record + * CXL rev 3.1 section 8.2.9.2.1; Table 8-43 + */ +#define CXL_EVENT_DC_EVENT_UUID = \ + UUID_INIT(0xca95afa7, 0xf183, 0x4018, 0x8c, 0x2f, 0x95, 0x26, 0x8e, \ + 0x10, 0x1a, 0x2a) + /* * Get Event Records output payload * CXL rev 3.0 section 8.2.9.2.2; Table 8-50 @@ -696,6 +721,7 @@ enum cxl_event_log_type { CXL_EVENT_TYPE_WARN, CXL_EVENT_TYPE_FAIL, CXL_EVENT_TYPE_FATAL, + CXL_EVENT_TYPE_DCD, CXL_EVENT_TYPE_MAX }; =20 diff --git a/include/cxl/event.h b/include/cxl/event.h index 0bea1afbd747..eeda8059d81a 100644 --- a/include/cxl/event.h +++ b/include/cxl/event.h @@ -96,11 +96,43 @@ struct cxl_event_mem_module { u8 reserved[0x3d]; } __packed; =20 +/* + * CXL rev 3.1 section 8.2.9.2.1.6; Table 8-51 + */ +#define CXL_EXTENT_TAG_LEN 0x10 +struct cxl_extent { + __le64 start_dpa; + __le64 length; + u8 tag[CXL_EXTENT_TAG_LEN]; + __le16 shared_extn_seq; + u8 reserved[0x6]; +} __packed; + +/* + * Dynamic Capacity Event Record + * CXL rev 3.1 section 8.2.9.2.1.6; Table 8-50 + */ +#define CXL_DCD_EVENT_MORE BIT(0) +struct cxl_event_dcd { + struct cxl_event_record_hdr hdr; + u8 event_type; + u8 validity_flags; + __le16 host_id; + u8 region_index; + u8 flags; + u8 reserved1[0x2]; + struct cxl_extent extent; + u8 reserved2[0x18]; + __le32 num_avail_extents; + __le32 num_avail_tags; +} __packed; + union cxl_event { struct cxl_event_generic generic; struct cxl_event_gen_media gen_media; struct cxl_event_dram dram; struct cxl_event_mem_module mem_module; + struct cxl_event_dcd dcd; /* dram & gen_media event header */ struct cxl_event_media_hdr media_hdr; } __packed; diff --git a/tools/testing/cxl/Kbuild b/tools/testing/cxl/Kbuild index b1256fee3567..bfa19587fd76 100644 --- a/tools/testing/cxl/Kbuild +++ b/tools/testing/cxl/Kbuild @@ -62,7 +62,8 @@ cxl_core-y +=3D $(CXL_CORE_SRC)/hdm.o cxl_core-y +=3D $(CXL_CORE_SRC)/pmu.o cxl_core-y +=3D $(CXL_CORE_SRC)/cdat.o cxl_core-$(CONFIG_TRACING) +=3D $(CXL_CORE_SRC)/trace.o -cxl_core-$(CONFIG_CXL_REGION) +=3D $(CXL_CORE_SRC)/region.o +cxl_core-$(CONFIG_CXL_REGION) +=3D $(CXL_CORE_SRC)/region.o \ + $(CXL_CORE_SRC)/extent.o cxl_core-y +=3D config_check.o cxl_core-y +=3D cxl_core_test.o cxl_core-y +=3D cxl_core_exports.o --=20 2.46.0 From nobody Wed Nov 27 21:37:00 2024 Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.18]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4F5F71DF753; Mon, 7 Oct 2024 23:17:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.18 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343042; cv=none; b=G3GJ9D/vwdzYCipEiMNLrzK4HH8xo9OeXkX5kR7pB3qJD9XD0IpA3jQ9qMDhD99cX1z+ZvQRop7ydzU3KCfH0aXMz/piufIFRfVxcPxs0lHpcv32P76u95ErOXvqriB0g08szTC0KXkW9eyMiXLTrRYozrgsOB0RTozO3yUKxPs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343042; c=relaxed/simple; bh=RYD5mX4v541rozxI90MPUDtRQ6WgI1e9REWFUZB3eSI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=JY/Zo0H2X5buC7aDMmIbciz6tLe/AvUutrFaYbLpFDm9gBrbmnucl6YfQb4Ox3Z4TcWnw54kyGTqPY2gsR0rUOZXxFY0PxSCTYXP1EXHVYW8NR0Jee4bp6YmAnjTPgx8BuRX9m3vv14HM0xe+h0xTADuYDcKI2pbKFYnglY8fpU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=lY+Wcsbg; arc=none smtp.client-ip=192.198.163.18 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="lY+Wcsbg" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1728343040; x=1759879040; h=from:date:subject:mime-version:content-transfer-encoding: message-id:references:in-reply-to:to:cc; bh=RYD5mX4v541rozxI90MPUDtRQ6WgI1e9REWFUZB3eSI=; b=lY+Wcsbg1wDvKyY0D+Iw9tLJHOujXixSYflcyHh9nTczy4zGbhcOM3jv kiU3ZkcUmsDtUph/O2QbdPiUT04ktT8MTDann5FNhjMlikxuri2H/a9D5 MF1OpJAHP4L1EpgA2izlX+/sbh2Kr3wr9Hh5CqqqkVDGAYzLzGduK3vSQ uWFdpZM4QJ92t503j6rRGpTPdtvRa1qLB4r4wBly5hYVV9hE2Hd909dME k1NckXxcgb5gIOasiyEsnU020JWrjQ5Zyk30HNkEa0Jf6YQ/EW8UU/ZJg FXA4fIbzDz5EWql8T+jgs/tQ+PXY7DsEC4Sf52b6fOHkkJ5IwF13HcemH w==; X-CSE-ConnectionGUID: 5TL7kIE6T1OSKB14nRRbBw== X-CSE-MsgGUID: owhXcf/8QnC+7YI9heEnSQ== X-IronPort-AV: E=McAfee;i="6700,10204,11218"; a="26972674" X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="26972674" Received: from fmviesa010.fm.intel.com ([10.60.135.150]) by fmvoesa112.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:17:19 -0700 X-CSE-ConnectionGUID: 1PyCAfo2SP2l0kPlJ/0gMA== X-CSE-MsgGUID: +QazMjtdRuqXjln9IIwxXw== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="76001804" Received: from ldmartin-desk2.corp.intel.com (HELO localhost) ([10.125.110.112]) by fmviesa010-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:17:17 -0700 From: ira.weiny@intel.com Date: Mon, 07 Oct 2024 18:16:28 -0500 Subject: [PATCH v4 22/28] cxl/region/extent: Expose region extent information in sysfs Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241007-dcd-type2-upstream-v4-22-c261ee6eeded@intel.com> References: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> In-Reply-To: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> To: Dave Jiang , Fan Ni , Jonathan Cameron , Navneet Singh , Jonathan Corbet , Andrew Morton Cc: Dan Williams , Davidlohr Bueso , Alison Schofield , Vishal Verma , Ira Weiny , linux-btrfs@vger.kernel.org, linux-cxl@vger.kernel.org, linux-doc@vger.kernel.org, nvdimm@lists.linux.dev, linux-kernel@vger.kernel.org X-Mailer: b4 0.15-dev-37811 X-Developer-Signature: v=1; a=ed25519-sha256; t=1728342968; l=4810; i=ira.weiny@intel.com; s=20221211; h=from:subject:message-id; bh=+h1dc0HZCoo0KKUZMEsS6awspM1Y177ePPaCUO0qWIw=; b=myXgaoNgsRB8a7EMRPvw1CJ4ovKlYRQ7vUC+Z6mKOWLtuJBxMTCA0+HYmuMH36/LF7AtPj/kn IJ8dCfbnF8FDSAbqKVHXG1udmUx9vVqX+0WuXpAOxF2xHwPWPoQfxm1 X-Developer-Key: i=ira.weiny@intel.com; a=ed25519; pk=noldbkG+Wp1qXRrrkfY1QJpDf7QsOEthbOT7vm0PqsE= From: Navneet Singh Extent information can be helpful to the user to coordinate memory usage with the external orchestrator and FM. Expose the details of region extents by creating the following sysfs entries. /sys/bus/cxl/devices/dax_regionX/extentX.Y /sys/bus/cxl/devices/dax_regionX/extentX.Y/offset /sys/bus/cxl/devices/dax_regionX/extentX.Y/length /sys/bus/cxl/devices/dax_regionX/extentX.Y/tag Signed-off-by: Navneet Singh Co-developed-by: Ira Weiny Signed-off-by: Ira Weiny Reviewed-by: Fan Ni Reviewed-by: Jonathan Cameron Tested-by: Fan Ni --- Changes: [djiang: Split sysfs docs up] [iweiny: Adjust sysfs docs dates] --- Documentation/ABI/testing/sysfs-bus-cxl | 32 ++++++++++++++++++ drivers/cxl/core/extent.c | 58 +++++++++++++++++++++++++++++= ++++ 2 files changed, 90 insertions(+) diff --git a/Documentation/ABI/testing/sysfs-bus-cxl b/Documentation/ABI/te= sting/sysfs-bus-cxl index b63ab622515f..64918180a3c9 100644 --- a/Documentation/ABI/testing/sysfs-bus-cxl +++ b/Documentation/ABI/testing/sysfs-bus-cxl @@ -632,3 +632,35 @@ Description: See Documentation/ABI/stable/sysfs-devices-node. access0 provides the number to the closest initiator and access1 provides the number to the closest CPU. + +What: /sys/bus/cxl/devices/dax_regionX/extentX.Y/offset +Date: December, 2024 +KernelVersion: v6.13 +Contact: linux-cxl@vger.kernel.org +Description: + (RO) [For Dynamic Capacity regions only] Users can use the + extent information to create DAX devices on specific extents. + This is done by creating and destroying DAX devices in specific + sequences and looking at the mappings created. Extent offset + within the region. + +What: /sys/bus/cxl/devices/dax_regionX/extentX.Y/length +Date: December, 2024 +KernelVersion: v6.13 +Contact: linux-cxl@vger.kernel.org +Description: + (RO) [For Dynamic Capacity regions only] Users can use the + extent information to create DAX devices on specific extents. + This is done by creating and destroying DAX devices in specific + sequences and looking at the mappings created. Extent length + within the region. + +What: /sys/bus/cxl/devices/dax_regionX/extentX.Y/tag +Date: December, 2024 +KernelVersion: v6.13 +Contact: linux-cxl@vger.kernel.org +Description: + (RO) [For Dynamic Capacity regions only] Users can use the + extent information to create DAX devices on specific extents. + This is done by creating and destroying DAX devices in specific + sequences and looking at the mappings created. Extent tag. diff --git a/drivers/cxl/core/extent.c b/drivers/cxl/core/extent.c index 69a7614ba6a9..a1eb6e8e4f1a 100644 --- a/drivers/cxl/core/extent.c +++ b/drivers/cxl/core/extent.c @@ -6,6 +6,63 @@ =20 #include "core.h" =20 +static ssize_t offset_show(struct device *dev, struct device_attribute *at= tr, + char *buf) +{ + struct region_extent *region_extent =3D to_region_extent(dev); + + return sysfs_emit(buf, "%#llx\n", region_extent->hpa_range.start); +} +static DEVICE_ATTR_RO(offset); + +static ssize_t length_show(struct device *dev, struct device_attribute *at= tr, + char *buf) +{ + struct region_extent *region_extent =3D to_region_extent(dev); + u64 length =3D range_len(®ion_extent->hpa_range); + + return sysfs_emit(buf, "%#llx\n", length); +} +static DEVICE_ATTR_RO(length); + +static ssize_t tag_show(struct device *dev, struct device_attribute *attr, + char *buf) +{ + struct region_extent *region_extent =3D to_region_extent(dev); + + return sysfs_emit(buf, "%pUb\n", ®ion_extent->tag); +} +static DEVICE_ATTR_RO(tag); + +static struct attribute *region_extent_attrs[] =3D { + &dev_attr_offset.attr, + &dev_attr_length.attr, + &dev_attr_tag.attr, + NULL, +}; + +static uuid_t empty_tag =3D { 0 }; + +static umode_t region_extent_visible(struct kobject *kobj, + struct attribute *a, int n) +{ + struct device *dev =3D kobj_to_dev(kobj); + struct region_extent *region_extent =3D to_region_extent(dev); + + if (a =3D=3D &dev_attr_tag.attr && + uuid_equal(®ion_extent->tag, &empty_tag)) + return 0; + + return a->mode; +} + +static const struct attribute_group region_extent_attribute_group =3D { + .attrs =3D region_extent_attrs, + .is_visible =3D region_extent_visible, +}; + +__ATTRIBUTE_GROUPS(region_extent_attribute); + static void cxled_release_extent(struct cxl_endpoint_decoder *cxled, struct cxled_extent *ed_extent) { @@ -44,6 +101,7 @@ static void region_extent_release(struct device *dev) static const struct device_type region_extent_type =3D { .name =3D "extent", .release =3D region_extent_release, + .groups =3D region_extent_attribute_groups, }; =20 bool is_region_extent(struct device *dev) --=20 2.46.0 From nobody Wed Nov 27 21:37:00 2024 Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.18]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 21D8D1DF98A; Mon, 7 Oct 2024 23:17:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.18 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343044; cv=none; b=azv2lUyDM8HX5w0PEv9DTWSjBS+nPk4k04UJmN9kuvUS/aDJTG+bVJppmOfPXYVsH/LHcFRjI0+9FNHJwmhHN5nFNXbgtld7FzfbcXiTewhKDEV7PyQuL5RCx8bmB3zZEY2EPnSfAEVWOlqIX2JUx+Tx1B3/xskYX5RD6JPFpGE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343044; c=relaxed/simple; bh=zpLcqfG6HyhDZCNK5TVj3iMSlUiCnACWF2RBTDqdc50=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=KC1s21u2fESbvhg9FtxNaasLLaWc9mFeHy+0Kj5SGxP9VjAev679JyOvYDYC2vOZI2DPQfoaIZArtS6Ku1wO6GMNFsLyrh8NC4EjqvvM/+XKJhaeDtBqwY7Vjot70i2LxThZfffgFAzKobOKFCpLQ5yrpczTk4V/KQtnvVZNDXs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=ISc9kqzu; arc=none smtp.client-ip=192.198.163.18 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="ISc9kqzu" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1728343042; x=1759879042; h=from:date:subject:mime-version:content-transfer-encoding: message-id:references:in-reply-to:to:cc; bh=zpLcqfG6HyhDZCNK5TVj3iMSlUiCnACWF2RBTDqdc50=; b=ISc9kqzutuQ1t/TEOJqx6WtKa/xjQi1XlhdKZW7SGEXvsPEAx1y1fs4Z z+9LzgniSLwOv0kaxEm0wukI6j2T/aMGNdU5kVWG1vKuqlthDOeekev31 9KtvVcTfv2+tu3CVLCWOTQJorNtaSvXTey5N8kEfSqM5/3zP12ed87rId O8UDuNrTs6gR4vIkSIZpmIq3nnuV5IrZMPtI4TfGOkqjnL3ShKqBWoWah hunuRkM7dkMBAXPQRcn+Y3FKmEFZcMyq5I3xmfAHwbnk+OSXz7fz7qbiu MIqd4mmh03cMt9kqRp4axi8nXxogbbRMUqphz1FevZ+wtSdQ/Al/jP93D g==; X-CSE-ConnectionGUID: Q74HWDtmQait3Td5xasTRA== X-CSE-MsgGUID: gvIb4i36R8GLFTAK5I+1lw== X-IronPort-AV: E=McAfee;i="6700,10204,11218"; a="26972682" X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="26972682" Received: from fmviesa010.fm.intel.com ([10.60.135.150]) by fmvoesa112.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:17:22 -0700 X-CSE-ConnectionGUID: ykHvmp5FTb6uC0gIkB+6jw== X-CSE-MsgGUID: hRDGdKMLQMiVXEWTIqQxCw== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="76001812" Received: from ldmartin-desk2.corp.intel.com (HELO localhost) ([10.125.110.112]) by fmviesa010-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:17:20 -0700 From: Ira Weiny Date: Mon, 07 Oct 2024 18:16:29 -0500 Subject: [PATCH v4 23/28] dax/bus: Factor out dev dax resize logic Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241007-dcd-type2-upstream-v4-23-c261ee6eeded@intel.com> References: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> In-Reply-To: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> To: Dave Jiang , Fan Ni , Jonathan Cameron , Navneet Singh , Jonathan Corbet , Andrew Morton Cc: Dan Williams , Davidlohr Bueso , Alison Schofield , Vishal Verma , Ira Weiny , linux-btrfs@vger.kernel.org, linux-cxl@vger.kernel.org, linux-doc@vger.kernel.org, nvdimm@lists.linux.dev, linux-kernel@vger.kernel.org X-Mailer: b4 0.15-dev-37811 X-Developer-Signature: v=1; a=ed25519-sha256; t=1728342968; l=8680; i=ira.weiny@intel.com; s=20221211; h=from:subject:message-id; bh=zpLcqfG6HyhDZCNK5TVj3iMSlUiCnACWF2RBTDqdc50=; b=BFTdhEszDjMky+rR1ZnsAB4bh1dr+Q+M07XEtmkRyleuHncbW3ZJDMazZeu0gWm4l0DEn0jen v0d27mNjzT8A9fZy11SFP0Elyc1ANQQntHsGjrGA879guH6ESIZCszQ X-Developer-Key: i=ira.weiny@intel.com; a=ed25519; pk=noldbkG+Wp1qXRrrkfY1QJpDf7QsOEthbOT7vm0PqsE= Dynamic Capacity regions must limit dev dax resources to those areas which have extents backing real memory. Such DAX regions are dubbed 'sparse' regions. In order to manage where memory is available four alternatives were considered: 1) Create a single region resource child on region creation which reserves the entire region. Then as extents are added punch holes in this reservation. This requires new resource manipulation to punch the holes and still requires an additional iteration over the extent areas which may already have existing dev dax resources used. 2) Maintain an ordered xarray of extents which can be queried while processing the resize logic. The issue is that existing region->res children may artificially limit the allocation size sent to alloc_dev_dax_range(). IE the resource children can't be directly used in the resize logic to find where space in the region is. This also poses a problem of managing the available size in 2 places. 3) Maintain a separate resource tree with extents. This option is the same as 2) but with the different data structure. Most ideally there should be a unified representation of the resource tree not two places to look for space. 4) Create region resource children for each extent. Manage the dax dev resize logic in the same way as before but use a region child (extent) resource as the parents to find space within each extent. Option 4 can leverage the existing resize algorithm to find space within the extents. It manages the available space in a singular resource tree which is less complicated for finding space. In preparation for this change, factor out the dev_dax_resize logic. For static regions use dax_region->res as the parent to find space for the dax ranges. Future patches will use the same algorithm with individual extent resources as the parent. Signed-off-by: Ira Weiny Reviewed-by: Jonathan Cameron --- Changes: [Jonathan: Fix handling of alloc] --- drivers/dax/bus.c | 129 +++++++++++++++++++++++++++++++++-----------------= ---- 1 file changed, 79 insertions(+), 50 deletions(-) diff --git a/drivers/dax/bus.c b/drivers/dax/bus.c index d8cb5195a227..f0e3f8c787df 100644 --- a/drivers/dax/bus.c +++ b/drivers/dax/bus.c @@ -844,11 +844,9 @@ static int devm_register_dax_mapping(struct dev_dax *d= ev_dax, int range_id) return 0; } =20 -static int alloc_dev_dax_range(struct dev_dax *dev_dax, u64 start, - resource_size_t size) +static int alloc_dev_dax_range(struct resource *parent, struct dev_dax *de= v_dax, + u64 start, resource_size_t size) { - struct dax_region *dax_region =3D dev_dax->region; - struct resource *res =3D &dax_region->res; struct device *dev =3D &dev_dax->dev; struct dev_dax_range *ranges; unsigned long pgoff =3D 0; @@ -866,14 +864,14 @@ static int alloc_dev_dax_range(struct dev_dax *dev_da= x, u64 start, return 0; } =20 - alloc =3D __request_region(res, start, size, dev_name(dev), 0); + alloc =3D __request_region(parent, start, size, dev_name(dev), 0); if (!alloc) return -ENOMEM; =20 ranges =3D krealloc(dev_dax->ranges, sizeof(*ranges) * (dev_dax->nr_range + 1), GFP_KERNEL); if (!ranges) { - __release_region(res, alloc->start, resource_size(alloc)); + __release_region(parent, alloc->start, resource_size(alloc)); return -ENOMEM; } =20 @@ -1026,50 +1024,45 @@ static bool adjust_ok(struct dev_dax *dev_dax, stru= ct resource *res) return true; } =20 -static ssize_t dev_dax_resize(struct dax_region *dax_region, - struct dev_dax *dev_dax, resource_size_t size) +/** + * dev_dax_resize_static - Expand the device into the unused portion of the + * region. This may involve adjusting the end of an existing resource, or + * allocating a new resource. + * + * @parent: parent resource to allocate this range in + * @dev_dax: DAX device to be expanded + * @to_alloc: amount of space to alloc; must be <=3D space available in @p= arent + * + * Return the amount of space allocated or -ERRNO on failure + */ +static ssize_t dev_dax_resize_static(struct resource *parent, + struct dev_dax *dev_dax, + resource_size_t to_alloc) { - resource_size_t avail =3D dax_region_avail_size(dax_region), to_alloc; - resource_size_t dev_size =3D dev_dax_size(dev_dax); - struct resource *region_res =3D &dax_region->res; - struct device *dev =3D &dev_dax->dev; struct resource *res, *first; - resource_size_t alloc =3D 0; int rc; =20 - if (dev->driver) - return -EBUSY; - if (size =3D=3D dev_size) - return 0; - if (size > dev_size && size - dev_size > avail) - return -ENOSPC; - if (size < dev_size) - return dev_dax_shrink(dev_dax, size); - - to_alloc =3D size - dev_size; - if (dev_WARN_ONCE(dev, !alloc_is_aligned(dev_dax, to_alloc), - "resize of %pa misaligned\n", &to_alloc)) - return -ENXIO; - - /* - * Expand the device into the unused portion of the region. This - * may involve adjusting the end of an existing resource, or - * allocating a new resource. - */ -retry: - first =3D region_res->child; - if (!first) - return alloc_dev_dax_range(dev_dax, dax_region->res.start, to_alloc); + first =3D parent->child; + if (!first) { + rc =3D alloc_dev_dax_range(parent, dev_dax, + parent->start, to_alloc); + if (rc) + return rc; + return to_alloc; + } =20 - rc =3D -ENOSPC; for (res =3D first; res; res =3D res->sibling) { struct resource *next =3D res->sibling; + resource_size_t alloc; =20 /* space at the beginning of the region */ - if (res =3D=3D first && res->start > dax_region->res.start) { - alloc =3D min(res->start - dax_region->res.start, to_alloc); - rc =3D alloc_dev_dax_range(dev_dax, dax_region->res.start, alloc); - break; + if (res =3D=3D first && res->start > parent->start) { + alloc =3D min(res->start - parent->start, to_alloc); + rc =3D alloc_dev_dax_range(parent, dev_dax, + parent->start, alloc); + if (rc) + return rc; + return alloc; } =20 alloc =3D 0; @@ -1078,21 +1071,55 @@ static ssize_t dev_dax_resize(struct dax_region *da= x_region, alloc =3D min(next->start - (res->end + 1), to_alloc); =20 /* space at the end of the region */ - if (!alloc && !next && res->end < region_res->end) - alloc =3D min(region_res->end - res->end, to_alloc); + if (!alloc && !next && res->end < parent->end) + alloc =3D min(parent->end - res->end, to_alloc); =20 if (!alloc) continue; =20 if (adjust_ok(dev_dax, res)) { rc =3D adjust_dev_dax_range(dev_dax, res, resource_size(res) + alloc); - break; + if (rc) + return rc; + return alloc; } - rc =3D alloc_dev_dax_range(dev_dax, res->end + 1, alloc); - break; + rc =3D alloc_dev_dax_range(parent, dev_dax, res->end + 1, alloc); + if (rc) + return rc; + return alloc; } - if (rc) - return rc; + + /* available was already calculated and should never be an issue */ + dev_WARN_ONCE(&dev_dax->dev, 1, "space not found?"); + return 0; +} + +static ssize_t dev_dax_resize(struct dax_region *dax_region, + struct dev_dax *dev_dax, resource_size_t size) +{ + resource_size_t avail =3D dax_region_avail_size(dax_region), to_alloc; + resource_size_t dev_size =3D dev_dax_size(dev_dax); + struct device *dev =3D &dev_dax->dev; + resource_size_t alloc; + + if (dev->driver) + return -EBUSY; + if (size =3D=3D dev_size) + return 0; + if (size > dev_size && size - dev_size > avail) + return -ENOSPC; + if (size < dev_size) + return dev_dax_shrink(dev_dax, size); + + to_alloc =3D size - dev_size; + if (dev_WARN_ONCE(dev, !alloc_is_aligned(dev_dax, to_alloc), + "resize of %pa misaligned\n", &to_alloc)) + return -ENXIO; + +retry: + alloc =3D dev_dax_resize_static(&dax_region->res, dev_dax, to_alloc); + if (alloc <=3D 0) + return alloc; to_alloc -=3D alloc; if (to_alloc) goto retry; @@ -1198,7 +1225,8 @@ static ssize_t mapping_store(struct device *dev, stru= ct device_attribute *attr, =20 to_alloc =3D range_len(&r); if (alloc_is_aligned(dev_dax, to_alloc)) - rc =3D alloc_dev_dax_range(dev_dax, r.start, to_alloc); + rc =3D alloc_dev_dax_range(&dax_region->res, dev_dax, r.start, + to_alloc); up_write(&dax_dev_rwsem); up_write(&dax_region_rwsem); =20 @@ -1466,7 +1494,8 @@ static struct dev_dax *__devm_create_dev_dax(struct d= ev_dax_data *data) device_initialize(dev); dev_set_name(dev, "dax%d.%d", dax_region->id, dev_dax->id); =20 - rc =3D alloc_dev_dax_range(dev_dax, dax_region->res.start, data->size); + rc =3D alloc_dev_dax_range(&dax_region->res, dev_dax, dax_region->res.sta= rt, + data->size); if (rc) goto err_range; =20 --=20 2.46.0 From nobody Wed Nov 27 21:37:00 2024 Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.18]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2C46C1E00A3; Mon, 7 Oct 2024 23:17:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.18 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343048; cv=none; b=TQprebOS3xLkrg8obWMBsDmcXeMYhCdUlGZ2O75Uxi9aW8GHP7LemlCyzd7YkGAL9F04aWl52sAshVirfOJtPboU/GZt/JTuRGmhAPln1/CyXi9rwmkcDmy74Vk2AQKH5meuHMTrf3gIn39LCKAQaN6a7JyJbE7PDeQX2OMeTfo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343048; c=relaxed/simple; bh=4YHNYXXXwFr7ip6zqBJyoPXFRkgEec/Vj1FG2ZKMCNY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=hCXSuEUWI6BHrXCIeb/xwgmBWJ2fpOBAh/V7iZD9SQ84e/Zpg71CE6r/C1zKZHvFQ0sQMp6HSa38ID790TDM7/oKicjxqvXnu1itCNx1efLuB3MR6moj+3p/JSoq7skNZoZO9KpaPpM377N0urigiep7V+SKLy4CKVCtPJUx6sY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=XjwIdZdd; arc=none smtp.client-ip=192.198.163.18 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="XjwIdZdd" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1728343046; x=1759879046; h=from:date:subject:mime-version:content-transfer-encoding: message-id:references:in-reply-to:to:cc; bh=4YHNYXXXwFr7ip6zqBJyoPXFRkgEec/Vj1FG2ZKMCNY=; b=XjwIdZddXJP0h3h5bkumn1PD0ByS7P9xx9IOakMPg9pXvaBfPi99Y7WR kcO+1/gzEHBvZRrcZvJ60q459eVnRDFOvFOvMRXxxNrY6LV3fYa8Z/4N4 jl117UWhYUDe2vQbLv1kC5OCK0ISxQkA5adMsdCG63kgxAwrGqf5LBtpE CXhhgZVZwDMHjr+ETtoAUKAvr7nFMzLP5XfbpkX7KrAaHgIlRBNbRb7r4 HusM1pl+7ZUiexcl0xhZdYRn1BqfJvZoQx9BEIbHPzVEBnxPIAFbA+1cF AYZvwvB4o5TBhPlzde0keQzByrOBw9rH9tuo5EgldOUNpvsmJn32ZVt6W A==; X-CSE-ConnectionGUID: Y3fGGwQZQpaTkDSxEEs96g== X-CSE-MsgGUID: EdkyqTNRQCCqtvF1PAl4xw== X-IronPort-AV: E=McAfee;i="6700,10204,11218"; a="26972689" X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="26972689" Received: from fmviesa010.fm.intel.com ([10.60.135.150]) by fmvoesa112.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:17:25 -0700 X-CSE-ConnectionGUID: 6eQ0nFhuRDyZrtBGYPXYCQ== X-CSE-MsgGUID: mg8uU/1pRnGw2+d5inZbTw== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="76001819" Received: from ldmartin-desk2.corp.intel.com (HELO localhost) ([10.125.110.112]) by fmviesa010-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:17:22 -0700 From: ira.weiny@intel.com Date: Mon, 07 Oct 2024 18:16:30 -0500 Subject: [PATCH v4 24/28] dax/region: Create resources on sparse DAX regions Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241007-dcd-type2-upstream-v4-24-c261ee6eeded@intel.com> References: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> In-Reply-To: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> To: Dave Jiang , Fan Ni , Jonathan Cameron , Navneet Singh , Jonathan Corbet , Andrew Morton Cc: Dan Williams , Davidlohr Bueso , Alison Schofield , Vishal Verma , Ira Weiny , linux-btrfs@vger.kernel.org, linux-cxl@vger.kernel.org, linux-doc@vger.kernel.org, nvdimm@lists.linux.dev, linux-kernel@vger.kernel.org X-Mailer: b4 0.15-dev-37811 X-Developer-Signature: v=1; a=ed25519-sha256; t=1728342968; l=26840; i=ira.weiny@intel.com; s=20221211; h=from:subject:message-id; bh=7SkA2W4o17/Nwyqdc4QaFpp/VXVG4QO9u5sAr5tlu0o=; b=PKCxThEk6swk660szAwhhP5NP7t6pLesDhReG0pgaoiCzGBJg9UvTFLmt6aku8w3b0/lAK3BI m5IroFr6n7SD3a1/EfCJGAK0Lpaoki5clGNmM9UpVO8g41teeocmLk3 X-Developer-Key: i=ira.weiny@intel.com; a=ed25519; pk=noldbkG+Wp1qXRrrkfY1QJpDf7QsOEthbOT7vm0PqsE= From: Navneet Singh DAX regions which map dynamic capacity partitions require that memory be allowed to come and go. Recall sparse regions were created for this purpose. Now that extents can be realized within DAX regions the DAX region driver can start tracking sub-resource information. The tight relationship between DAX region operations and extent operations require memory changes to be controlled synchronously with the user of the region. Synchronize through the dax_region_rwsem and by having the region driver drive both the region device as well as the extent sub-devices. Recall requests to remove extents can happen at any time and that a host is not obligated to release the memory until it is not being used. If an extent is not used allow a release response. The DAX layer has no need for the details of the CXL memory extent devices. Expose extents to the DAX layer as device children of the DAX region device. A single callback from the driver aids the DAX layer to determine if the child device is an extent. The DAX layer also registers a devres function to automatically clean up when the device is removed from the region. There is a race between extents being surfaced and the dax_cxl driver being loaded. The driver must therefore scan for any existing extents while still under the device lock. Respond to extent notifications. Manage the DAX region resource tree based on the extents lifetime. Return the status of remove notifications to lower layers such that it can manage the hardware appropriately. Signed-off-by: Navneet Singh Co-developed-by: Ira Weiny Signed-off-by: Ira Weiny --- Changes: [djiang: clarify the use of dax_region_{add,rm}_resource() and dax_avail_size()] [djiang: use guard(device)() and clean up notify function] [Jonathan: fix briefly] [Jonathan: clarify the comment when dax_resource must be released] [Jonathan: fix bug with put_device] [Jonathan: remove available_size variable] [Jonathan: Fix error message] [Jonathan: clarify error return of cxl_dax_region_notify()] [Jonathan: Fix bracket coding style] [iweiny: s/%par/%pra/] --- drivers/cxl/core/extent.c | 74 ++++++++++++-- drivers/cxl/cxl.h | 6 ++ drivers/dax/bus.c | 243 +++++++++++++++++++++++++++++++++++++++++-= ---- drivers/dax/bus.h | 3 +- drivers/dax/cxl.c | 62 +++++++++++- drivers/dax/dax-private.h | 42 ++++++++ drivers/dax/hmem/hmem.c | 2 +- drivers/dax/pmem.c | 2 +- 8 files changed, 396 insertions(+), 38 deletions(-) diff --git a/drivers/cxl/core/extent.c b/drivers/cxl/core/extent.c index a1eb6e8e4f1a..75fb73ce2185 100644 --- a/drivers/cxl/core/extent.c +++ b/drivers/cxl/core/extent.c @@ -270,20 +270,65 @@ static void calc_hpa_range(struct cxl_endpoint_decode= r *cxled, hpa_range->end =3D hpa_range->start + range_len(dpa_range) - 1; } =20 +static int cxlr_notify_extent(struct cxl_region *cxlr, enum dc_event event, + struct region_extent *region_extent) +{ + struct device *dev =3D &cxlr->cxlr_dax->dev; + struct cxl_notify_data notify_data; + struct cxl_driver *driver; + + dev_dbg(dev, "Trying notify: type %d HPA %pra\n", + event, ®ion_extent->hpa_range); + + guard(device)(dev); + + /* + * The lack of a driver indicates a notification has failed. No user + * space coordiantion was possible. + */ + if (!dev->driver) + return 0; + driver =3D to_cxl_drv(dev->driver); + if (!driver->notify) + return 0; + + notify_data =3D (struct cxl_notify_data) { + .event =3D event, + .region_extent =3D region_extent, + }; + + dev_dbg(dev, "Notify: type %d HPA %pra\n", + event, ®ion_extent->hpa_range); + return driver->notify(dev, ¬ify_data); +} + +struct rm_data { + struct cxl_region *cxlr; + struct range *range; +}; + static int cxlr_rm_extent(struct device *dev, void *data) { struct region_extent *region_extent =3D to_region_extent(dev); - struct range *region_hpa_range =3D data; + struct rm_data *rm_data =3D data; + int rc; =20 if (!region_extent) return 0; =20 /* - * Any extent which 'touches' the released range is removed. + * Any extent which 'touches' the released range is attempted to be + * removed. */ - if (range_overlaps(region_hpa_range, ®ion_extent->hpa_range)) { + if (range_overlaps(rm_data->range, ®ion_extent->hpa_range)) { + struct cxl_region *cxlr =3D rm_data->cxlr; + dev_dbg(dev, "Remove region extent HPA %pra\n", ®ion_extent->hpa_range); + rc =3D cxlr_notify_extent(cxlr, DCD_RELEASE_CAPACITY, region_extent); + if (rc =3D=3D -EBUSY) + return 0; + /* Extent not in use or error, remove it */ region_rm_extent(region_extent); } return 0; @@ -328,8 +373,13 @@ int cxl_rm_extent(struct cxl_memdev_state *mds, struct= cxl_extent *extent) =20 calc_hpa_range(cxled, cxlr->cxlr_dax, &dpa_range, &hpa_range); =20 + struct rm_data rm_data =3D { + .cxlr =3D cxlr, + .range =3D &hpa_range, + }; + /* Remove region extents which overlap */ - return device_for_each_child(&cxlr->cxlr_dax->dev, &hpa_range, + return device_for_each_child(&cxlr->cxlr_dax->dev, &rm_data, cxlr_rm_extent); } =20 @@ -354,8 +404,20 @@ static int cxlr_add_extent(struct cxl_dax_region *cxlr= _dax, return rc; } =20 - /* device model handles freeing region_extent */ - return online_region_extent(region_extent); + rc =3D online_region_extent(region_extent); + /* device model handled freeing region_extent */ + if (rc) + return rc; + + rc =3D cxlr_notify_extent(cxlr_dax->cxlr, DCD_ADD_CAPACITY, region_extent= ); + /* + * The region device was briefly live but DAX layer ensures it was not + * used + */ + if (rc) + region_rm_extent(region_extent); + + return rc; } =20 /* Callers are expected to ensure cxled has been attached to a region */ diff --git a/drivers/cxl/cxl.h b/drivers/cxl/cxl.h index b75653e9bc32..fce007af98cf 100644 --- a/drivers/cxl/cxl.h +++ b/drivers/cxl/cxl.h @@ -918,10 +918,16 @@ bool is_cxl_region(struct device *dev); =20 extern struct bus_type cxl_bus_type; =20 +struct cxl_notify_data { + enum dc_event event; + struct region_extent *region_extent; +}; + struct cxl_driver { const char *name; int (*probe)(struct device *dev); void (*remove)(struct device *dev); + int (*notify)(struct device *dev, struct cxl_notify_data *notify_data); struct device_driver drv; int id; }; diff --git a/drivers/dax/bus.c b/drivers/dax/bus.c index f0e3f8c787df..4e19d18369de 100644 --- a/drivers/dax/bus.c +++ b/drivers/dax/bus.c @@ -183,6 +183,86 @@ static bool is_sparse(struct dax_region *dax_region) return (dax_region->res.flags & IORESOURCE_DAX_SPARSE_CAP) !=3D 0; } =20 +static void __dax_release_resource(struct dax_resource *dax_resource) +{ + struct dax_region *dax_region =3D dax_resource->region; + + lockdep_assert_held_write(&dax_region_rwsem); + dev_dbg(dax_region->dev, "Extent release resource %pr\n", + dax_resource->res); + if (dax_resource->res) + __release_region(&dax_region->res, dax_resource->res->start, + resource_size(dax_resource->res)); + dax_resource->res =3D NULL; +} + +static void dax_release_resource(void *res) +{ + struct dax_resource *dax_resource =3D res; + + guard(rwsem_write)(&dax_region_rwsem); + __dax_release_resource(dax_resource); + kfree(dax_resource); +} + +int dax_region_add_resource(struct dax_region *dax_region, + struct device *device, + resource_size_t start, resource_size_t length) +{ + struct resource *new_resource; + int rc; + + struct dax_resource *dax_resource __free(kfree) =3D + kzalloc(sizeof(*dax_resource), GFP_KERNEL); + if (!dax_resource) + return -ENOMEM; + + guard(rwsem_write)(&dax_region_rwsem); + + dev_dbg(dax_region->dev, "DAX region resource %pr\n", &dax_region->res); + new_resource =3D __request_region(&dax_region->res, start, length, "exten= t", 0); + if (!new_resource) { + dev_err(dax_region->dev, "Failed to add region s:%pa l:%pa\n", + &start, &length); + return -ENOSPC; + } + + dev_dbg(dax_region->dev, "add resource %pr\n", new_resource); + dax_resource->region =3D dax_region; + dax_resource->res =3D new_resource; + dev_set_drvdata(device, dax_resource); + rc =3D devm_add_action_or_reset(device, dax_release_resource, + no_free_ptr(dax_resource)); + /* On error; ensure driver data is cleared under semaphore */ + if (rc) + dev_set_drvdata(device, NULL); + return rc; +} +EXPORT_SYMBOL_GPL(dax_region_add_resource); + +int dax_region_rm_resource(struct dax_region *dax_region, + struct device *dev) +{ + struct dax_resource *dax_resource; + + guard(rwsem_write)(&dax_region_rwsem); + + dax_resource =3D dev_get_drvdata(dev); + if (!dax_resource) + return 0; + + if (dax_resource->use_cnt) + return -EBUSY; + + /* + * release the resource under dax_region_rwsem to avoid races with + * users trying to use the extent + */ + __dax_release_resource(dax_resource); + return 0; +} +EXPORT_SYMBOL_GPL(dax_region_rm_resource); + bool static_dev_dax(struct dev_dax *dev_dax) { return is_static(dev_dax->region); @@ -296,19 +376,44 @@ static ssize_t region_align_show(struct device *dev, static struct device_attribute dev_attr_region_align =3D __ATTR(align, 0400, region_align_show, NULL); =20 +#define for_each_child_resource(extent, res) \ + for (res =3D (extent)->child; res; res =3D res->sibling) + +resource_size_t +dax_avail_size(struct resource *dax_resource) +{ + resource_size_t rc; + struct resource *used_res; + + rc =3D resource_size(dax_resource); + for_each_child_resource(dax_resource, used_res) + rc -=3D resource_size(used_res); + return rc; +} +EXPORT_SYMBOL_GPL(dax_avail_size); + #define for_each_dax_region_resource(dax_region, res) \ for (res =3D (dax_region)->res.child; res; res =3D res->sibling) =20 static unsigned long long dax_region_avail_size(struct dax_region *dax_reg= ion) { - resource_size_t size =3D resource_size(&dax_region->res); + resource_size_t size; struct resource *res; =20 lockdep_assert_held(&dax_region_rwsem); =20 - if (is_sparse(dax_region)) - return 0; + if (is_sparse(dax_region)) { + /* + * Children of a sparse region represent available space not + * used space. + */ + size =3D 0; + for_each_dax_region_resource(dax_region, res) + size +=3D dax_avail_size(res); + return size; + } =20 + size =3D resource_size(&dax_region->res); for_each_dax_region_resource(dax_region, res) size -=3D resource_size(res); return size; @@ -449,15 +554,26 @@ EXPORT_SYMBOL_GPL(kill_dev_dax); static void trim_dev_dax_range(struct dev_dax *dev_dax) { int i =3D dev_dax->nr_range - 1; - struct range *range =3D &dev_dax->ranges[i].range; + struct dev_dax_range *dev_range =3D &dev_dax->ranges[i]; + struct range *range =3D &dev_range->range; struct dax_region *dax_region =3D dev_dax->region; + struct resource *res =3D &dax_region->res; =20 lockdep_assert_held_write(&dax_region_rwsem); dev_dbg(&dev_dax->dev, "delete range[%d]: %#llx:%#llx\n", i, (unsigned long long)range->start, (unsigned long long)range->end); =20 - __release_region(&dax_region->res, range->start, range_len(range)); + if (dev_range->dax_resource) { + res =3D dev_range->dax_resource->res; + dev_dbg(&dev_dax->dev, "Trim sparse extent %pr\n", res); + } + + __release_region(res, range->start, range_len(range)); + + if (dev_range->dax_resource) + dev_range->dax_resource->use_cnt--; + if (--dev_dax->nr_range =3D=3D 0) { kfree(dev_dax->ranges); dev_dax->ranges =3D NULL; @@ -640,7 +756,7 @@ static void dax_region_unregister(void *region) =20 struct dax_region *alloc_dax_region(struct device *parent, int region_id, struct range *range, int target_node, unsigned int align, - unsigned long flags) + unsigned long flags, struct dax_sparse_ops *sparse_ops) { struct dax_region *dax_region; =20 @@ -658,12 +774,16 @@ struct dax_region *alloc_dax_region(struct device *pa= rent, int region_id, || !IS_ALIGNED(range_len(range), align)) return NULL; =20 + if (!sparse_ops && (flags & IORESOURCE_DAX_SPARSE_CAP)) + return NULL; + dax_region =3D kzalloc(sizeof(*dax_region), GFP_KERNEL); if (!dax_region) return NULL; =20 dev_set_drvdata(parent, dax_region); kref_init(&dax_region->kref); + dax_region->sparse_ops =3D sparse_ops; dax_region->id =3D region_id; dax_region->align =3D align; dax_region->dev =3D parent; @@ -845,7 +965,8 @@ static int devm_register_dax_mapping(struct dev_dax *de= v_dax, int range_id) } =20 static int alloc_dev_dax_range(struct resource *parent, struct dev_dax *de= v_dax, - u64 start, resource_size_t size) + u64 start, resource_size_t size, + struct dax_resource *dax_resource) { struct device *dev =3D &dev_dax->dev; struct dev_dax_range *ranges; @@ -884,6 +1005,7 @@ static int alloc_dev_dax_range(struct resource *parent= , struct dev_dax *dev_dax, .start =3D alloc->start, .end =3D alloc->end, }, + .dax_resource =3D dax_resource, }; =20 dev_dbg(dev, "alloc range[%d]: %pa:%pa\n", dev_dax->nr_range - 1, @@ -966,7 +1088,8 @@ static int dev_dax_shrink(struct dev_dax *dev_dax, res= ource_size_t size) int i; =20 for (i =3D dev_dax->nr_range - 1; i >=3D 0; i--) { - struct range *range =3D &dev_dax->ranges[i].range; + struct dev_dax_range *dev_range =3D &dev_dax->ranges[i]; + struct range *range =3D &dev_range->range; struct dax_mapping *mapping =3D dev_dax->ranges[i].mapping; struct resource *adjust =3D NULL, *res; resource_size_t shrink; @@ -982,12 +1105,21 @@ static int dev_dax_shrink(struct dev_dax *dev_dax, r= esource_size_t size) continue; } =20 - for_each_dax_region_resource(dax_region, res) - if (strcmp(res->name, dev_name(dev)) =3D=3D 0 - && res->start =3D=3D range->start) { - adjust =3D res; - break; - } + if (dev_range->dax_resource) { + for_each_child_resource(dev_range->dax_resource->res, res) + if (strcmp(res->name, dev_name(dev)) =3D=3D 0 + && res->start =3D=3D range->start) { + adjust =3D res; + break; + } + } else { + for_each_dax_region_resource(dax_region, res) + if (strcmp(res->name, dev_name(dev)) =3D=3D 0 + && res->start =3D=3D range->start) { + adjust =3D res; + break; + } + } =20 if (dev_WARN_ONCE(dev, !adjust || i !=3D dev_dax->nr_range - 1, "failed to find matching resource\n")) @@ -1025,19 +1157,21 @@ static bool adjust_ok(struct dev_dax *dev_dax, stru= ct resource *res) } =20 /** - * dev_dax_resize_static - Expand the device into the unused portion of the - * region. This may involve adjusting the end of an existing resource, or - * allocating a new resource. + * __dev_dax_resize - Expand the device into the unused portion of the reg= ion. + * This may involve adjusting the end of an existing resource, or allocati= ng a + * new resource. * * @parent: parent resource to allocate this range in * @dev_dax: DAX device to be expanded * @to_alloc: amount of space to alloc; must be <=3D space available in @p= arent + * @dax_resource: if sparse; the parent resource * * Return the amount of space allocated or -ERRNO on failure */ -static ssize_t dev_dax_resize_static(struct resource *parent, - struct dev_dax *dev_dax, - resource_size_t to_alloc) +static ssize_t __dev_dax_resize(struct resource *parent, + struct dev_dax *dev_dax, + resource_size_t to_alloc, + struct dax_resource *dax_resource) { struct resource *res, *first; int rc; @@ -1045,7 +1179,8 @@ static ssize_t dev_dax_resize_static(struct resource = *parent, first =3D parent->child; if (!first) { rc =3D alloc_dev_dax_range(parent, dev_dax, - parent->start, to_alloc); + parent->start, to_alloc, + dax_resource); if (rc) return rc; return to_alloc; @@ -1059,7 +1194,8 @@ static ssize_t dev_dax_resize_static(struct resource = *parent, if (res =3D=3D first && res->start > parent->start) { alloc =3D min(res->start - parent->start, to_alloc); rc =3D alloc_dev_dax_range(parent, dev_dax, - parent->start, alloc); + parent->start, alloc, + dax_resource); if (rc) return rc; return alloc; @@ -1083,7 +1219,8 @@ static ssize_t dev_dax_resize_static(struct resource = *parent, return rc; return alloc; } - rc =3D alloc_dev_dax_range(parent, dev_dax, res->end + 1, alloc); + rc =3D alloc_dev_dax_range(parent, dev_dax, res->end + 1, alloc, + dax_resource); if (rc) return rc; return alloc; @@ -1094,6 +1231,51 @@ static ssize_t dev_dax_resize_static(struct resource= *parent, return 0; } =20 +static ssize_t dev_dax_resize_static(struct dax_region *dax_region, + struct dev_dax *dev_dax, + resource_size_t to_alloc) +{ + return __dev_dax_resize(&dax_region->res, dev_dax, to_alloc, NULL); +} + +static int find_free_extent(struct device *dev, void *data) +{ + struct dax_region *dax_region =3D data; + struct dax_resource *dax_resource; + + if (!dax_region->sparse_ops->is_extent(dev)) + return 0; + + dax_resource =3D dev_get_drvdata(dev); + if (!dax_resource || !dax_avail_size(dax_resource->res)) + return 0; + return 1; +} + +static ssize_t dev_dax_resize_sparse(struct dax_region *dax_region, + struct dev_dax *dev_dax, + resource_size_t to_alloc) +{ + struct dax_resource *dax_resource; + ssize_t alloc; + + struct device *extent_dev __free(put_device) =3D + device_find_child(dax_region->dev, dax_region, + find_free_extent); + if (!extent_dev) + return 0; + + dax_resource =3D dev_get_drvdata(extent_dev); + if (!dax_resource) + return 0; + + to_alloc =3D min(dax_avail_size(dax_resource->res), to_alloc); + alloc =3D __dev_dax_resize(dax_resource->res, dev_dax, to_alloc, dax_reso= urce); + if (alloc > 0) + dax_resource->use_cnt++; + return alloc; +} + static ssize_t dev_dax_resize(struct dax_region *dax_region, struct dev_dax *dev_dax, resource_size_t size) { @@ -1117,7 +1299,10 @@ static ssize_t dev_dax_resize(struct dax_region *dax= _region, return -ENXIO; =20 retry: - alloc =3D dev_dax_resize_static(&dax_region->res, dev_dax, to_alloc); + if (is_sparse(dax_region)) + alloc =3D dev_dax_resize_sparse(dax_region, dev_dax, to_alloc); + else + alloc =3D dev_dax_resize_static(dax_region, dev_dax, to_alloc); if (alloc <=3D 0) return alloc; to_alloc -=3D alloc; @@ -1226,7 +1411,7 @@ static ssize_t mapping_store(struct device *dev, stru= ct device_attribute *attr, to_alloc =3D range_len(&r); if (alloc_is_aligned(dev_dax, to_alloc)) rc =3D alloc_dev_dax_range(&dax_region->res, dev_dax, r.start, - to_alloc); + to_alloc, NULL); up_write(&dax_dev_rwsem); up_write(&dax_region_rwsem); =20 @@ -1494,8 +1679,14 @@ static struct dev_dax *__devm_create_dev_dax(struct = dev_dax_data *data) device_initialize(dev); dev_set_name(dev, "dax%d.%d", dax_region->id, dev_dax->id); =20 + if (is_sparse(dax_region) && data->size) { + dev_err(parent, "Sparse DAX region devices must be created initially wit= h 0 size"); + rc =3D -EINVAL; + goto err_id; + } + rc =3D alloc_dev_dax_range(&dax_region->res, dev_dax, dax_region->res.sta= rt, - data->size); + data->size, NULL); if (rc) goto err_range; =20 diff --git a/drivers/dax/bus.h b/drivers/dax/bus.h index 783bfeef42cc..ae5029ea6047 100644 --- a/drivers/dax/bus.h +++ b/drivers/dax/bus.h @@ -9,6 +9,7 @@ struct dev_dax; struct resource; struct dax_device; struct dax_region; +struct dax_sparse_ops; =20 /* dax bus specific ioresource flags */ #define IORESOURCE_DAX_STATIC BIT(0) @@ -17,7 +18,7 @@ struct dax_region; =20 struct dax_region *alloc_dax_region(struct device *parent, int region_id, struct range *range, int target_node, unsigned int align, - unsigned long flags); + unsigned long flags, struct dax_sparse_ops *sparse_ops); =20 struct dev_dax_data { struct dax_region *dax_region; diff --git a/drivers/dax/cxl.c b/drivers/dax/cxl.c index 367e86b1c22a..df979ea2cb59 100644 --- a/drivers/dax/cxl.c +++ b/drivers/dax/cxl.c @@ -5,6 +5,58 @@ =20 #include "../cxl/cxl.h" #include "bus.h" +#include "dax-private.h" + +static int __cxl_dax_add_resource(struct dax_region *dax_region, + struct region_extent *region_extent) +{ + resource_size_t start, length; + struct device *dev; + + dev =3D ®ion_extent->dev; + start =3D dax_region->res.start + region_extent->hpa_range.start; + length =3D range_len(®ion_extent->hpa_range); + return dax_region_add_resource(dax_region, dev, start, length); +} + +static int cxl_dax_add_resource(struct device *dev, void *data) +{ + struct dax_region *dax_region =3D data; + struct region_extent *region_extent; + + region_extent =3D to_region_extent(dev); + if (!region_extent) + return 0; + + dev_dbg(dax_region->dev, "Adding resource HPA %pra\n", + ®ion_extent->hpa_range); + + return __cxl_dax_add_resource(dax_region, region_extent); +} + +static int cxl_dax_region_notify(struct device *dev, + struct cxl_notify_data *notify_data) +{ + struct cxl_dax_region *cxlr_dax =3D to_cxl_dax_region(dev); + struct dax_region *dax_region =3D dev_get_drvdata(dev); + struct region_extent *region_extent =3D notify_data->region_extent; + + switch (notify_data->event) { + case DCD_ADD_CAPACITY: + return __cxl_dax_add_resource(dax_region, region_extent); + case DCD_RELEASE_CAPACITY: + return dax_region_rm_resource(dax_region, ®ion_extent->dev); + case DCD_FORCED_CAPACITY_RELEASE: + default: + dev_err(&cxlr_dax->dev, "Unknown DC event %d\n", + notify_data->event); + return -ENXIO; + } +} + +struct dax_sparse_ops sparse_ops =3D { + .is_extent =3D is_region_extent, +}; =20 static int cxl_dax_region_probe(struct device *dev) { @@ -24,15 +76,18 @@ static int cxl_dax_region_probe(struct device *dev) flags |=3D IORESOURCE_DAX_SPARSE_CAP; =20 dax_region =3D alloc_dax_region(dev, cxlr->id, &cxlr_dax->hpa_range, nid, - PMD_SIZE, flags); + PMD_SIZE, flags, &sparse_ops); if (!dax_region) return -ENOMEM; =20 - if (cxlr->mode =3D=3D CXL_REGION_DC) + if (cxlr->mode =3D=3D CXL_REGION_DC) { + device_for_each_child(&cxlr_dax->dev, dax_region, + cxl_dax_add_resource); /* Add empty seed dax device */ dev_size =3D 0; - else + } else { dev_size =3D range_len(&cxlr_dax->hpa_range); + } =20 data =3D (struct dev_dax_data) { .dax_region =3D dax_region, @@ -47,6 +102,7 @@ static int cxl_dax_region_probe(struct device *dev) static struct cxl_driver cxl_dax_region_driver =3D { .name =3D "cxl_dax_region", .probe =3D cxl_dax_region_probe, + .notify =3D cxl_dax_region_notify, .id =3D CXL_DEVICE_DAX_REGION, .drv =3D { .suppress_bind_attrs =3D true, diff --git a/drivers/dax/dax-private.h b/drivers/dax/dax-private.h index ccde98c3d4e2..e3866115243e 100644 --- a/drivers/dax/dax-private.h +++ b/drivers/dax/dax-private.h @@ -16,6 +16,14 @@ struct inode *dax_inode(struct dax_device *dax_dev); int dax_bus_init(void); void dax_bus_exit(void); =20 +/** + * struct dax_sparse_ops - Operations for sparse regions + * @is_extent: return if the device is an extent + */ +struct dax_sparse_ops { + bool (*is_extent)(struct device *dev); +}; + /** * struct dax_region - mapping infrastructure for dax devices * @id: kernel-wide unique region for a memory range @@ -27,6 +35,7 @@ void dax_bus_exit(void); * @res: resource tree to track instance allocations * @seed: allow userspace to find the first unbound seed device * @youngest: allow userspace to find the most recently created device + * @sparse_ops: operations required for sparse regions */ struct dax_region { int id; @@ -38,6 +47,7 @@ struct dax_region { struct resource res; struct device *seed; struct device *youngest; + struct dax_sparse_ops *sparse_ops; }; =20 struct dax_mapping { @@ -62,6 +72,7 @@ struct dax_mapping { * @pgoff: page offset * @range: resource-span * @mapping: device to assist in interrogating the range layout + * @dax_resource: if not NULL; dax sparse resource containing this range */ struct dev_dax { struct dax_region *region; @@ -79,6 +90,7 @@ struct dev_dax { unsigned long pgoff; struct range range; struct dax_mapping *mapping; + struct dax_resource *dax_resource; } *ranges; }; =20 @@ -89,6 +101,36 @@ struct dev_dax { */ void run_dax(struct dax_device *dax_dev); =20 +/** + * struct dax_resource - For sparse regions; an active resource + * @region: dax_region this resources is in + * @res: resource + * @use_cnt: count the number of uses of this resource + * + * Changes to the dax_reigon and the dax_resources within it are protected= by + * dax_region_rwsem + * + * dax_resource's are not intended to be used outside the dax layer. + */ +struct dax_resource { + struct dax_region *region; + struct resource *res; + unsigned int use_cnt; +}; + +/* + * Similar to run_dax() dax_region_{add,rm}_resource() and dax_avail_size(= ) are + * exported but are not intended to be generic operations outside the dax + * subsystem. They are only generic between the dax layer and the dax dri= vers. + */ +int dax_region_add_resource(struct dax_region *dax_region, struct device *= dev, + resource_size_t start, resource_size_t length); +int dax_region_rm_resource(struct dax_region *dax_region, + struct device *dev); +resource_size_t dax_avail_size(struct resource *dax_resource); + +typedef int (*match_cb)(struct device *dev, resource_size_t *size_avail); + static inline struct dev_dax *to_dev_dax(struct device *dev) { return container_of(dev, struct dev_dax, dev); diff --git a/drivers/dax/hmem/hmem.c b/drivers/dax/hmem/hmem.c index 5e7c53f18491..0eea65052874 100644 --- a/drivers/dax/hmem/hmem.c +++ b/drivers/dax/hmem/hmem.c @@ -28,7 +28,7 @@ static int dax_hmem_probe(struct platform_device *pdev) =20 mri =3D dev->platform_data; dax_region =3D alloc_dax_region(dev, pdev->id, &mri->range, - mri->target_node, PMD_SIZE, flags); + mri->target_node, PMD_SIZE, flags, NULL); if (!dax_region) return -ENOMEM; =20 diff --git a/drivers/dax/pmem.c b/drivers/dax/pmem.c index c8ebf4e281f2..f927e855f240 100644 --- a/drivers/dax/pmem.c +++ b/drivers/dax/pmem.c @@ -54,7 +54,7 @@ static struct dev_dax *__dax_pmem_probe(struct device *de= v) range.start +=3D offset; dax_region =3D alloc_dax_region(dev, region_id, &range, nd_region->target_node, le32_to_cpu(pfn_sb->align), - IORESOURCE_DAX_STATIC); + IORESOURCE_DAX_STATIC, NULL); if (!dax_region) return ERR_PTR(-ENOMEM); =20 --=20 2.46.0 From nobody Wed Nov 27 21:37:00 2024 Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.18]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B176D1E0494; Mon, 7 Oct 2024 23:17:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.18 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343050; cv=none; b=okzuDd0aPQdEBSzQn9ERVs5N4L0LJApJGmoGaCd2LGucIx7wv8q5wwVzTS8dGdbFrcSGSWuyVh8BdfowVhOjidA225u3mHK4R7DKhLXaSu/h9gtIho/ld6Z04VrS0ozMApw639GuZr75QpaIPl9S/uoBYj/iKroWphcx9BLy3Fg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343050; c=relaxed/simple; bh=jg9YYJ2n+h2XnM2u1yxmf96fjN9kJTBzkxNLVdOLdx8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=iCvhxmSvGd6HDhK/sSkRWdc3x1Eg7vIaGX4H6Nyn5zrF8NFjU274zoP4ZMHYv5O3ceE1H5kobMrhfYehw3qxqJrHfP1zAmQDCkyKsccSUKrcTjviWt07pwwUNdCaxncdI3WLqPqbuuvexRGWwUt4G2gBGOv3xj87F0nlsAnEjdQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=SzxIit9M; arc=none smtp.client-ip=192.198.163.18 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="SzxIit9M" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1728343049; x=1759879049; h=from:date:subject:mime-version:content-transfer-encoding: message-id:references:in-reply-to:to:cc; bh=jg9YYJ2n+h2XnM2u1yxmf96fjN9kJTBzkxNLVdOLdx8=; b=SzxIit9MglqaMZt5m+ua3+Av5yWCfGyMJSonusbZbeWyoKw/qZci8ITx 7YFJziAzcc12KMi14HaSJiejzh4tgyI8fmJvInuznAqc9VtK2i0V9cvVs 3TAKSxMnbpqfRc3tYb3Fq3VcSQf4rT2ndlBgWU7VvYjfA7uhRE8a+Hw8n t2cKM4v9Is8QNnegelhBJA8KrRZVyYO7A+BEo/RL2zIqT/Xxm2AKDCXFT 4ybhBOHYtx26K9SBszn3OdMitPsXY+So+WAhGsjzZ3L+kGnHoMJqfwUDn 79dgHOOLW64VdAeVk5u8Z6L61Q52rKu6tngSHbhdaAQhrgMLAiqE9F1wZ Q==; X-CSE-ConnectionGUID: xZAZItaWTzi2jTeBpP6/Ug== X-CSE-MsgGUID: hN4gl2psRF6jvoAKlqET/g== X-IronPort-AV: E=McAfee;i="6700,10204,11218"; a="26972698" X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="26972698" Received: from fmviesa010.fm.intel.com ([10.60.135.150]) by fmvoesa112.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:17:28 -0700 X-CSE-ConnectionGUID: 0YpmcnalQCObtGqLvvvN2g== X-CSE-MsgGUID: u7VePHG1TF235eZnK3fjoA== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="76001828" Received: from ldmartin-desk2.corp.intel.com (HELO localhost) ([10.125.110.112]) by fmviesa010-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:17:25 -0700 From: ira.weiny@intel.com Date: Mon, 07 Oct 2024 18:16:31 -0500 Subject: [PATCH v4 25/28] cxl/region: Read existing extents on region creation Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241007-dcd-type2-upstream-v4-25-c261ee6eeded@intel.com> References: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> In-Reply-To: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> To: Dave Jiang , Fan Ni , Jonathan Cameron , Navneet Singh , Jonathan Corbet , Andrew Morton Cc: Dan Williams , Davidlohr Bueso , Alison Schofield , Vishal Verma , Ira Weiny , linux-btrfs@vger.kernel.org, linux-cxl@vger.kernel.org, linux-doc@vger.kernel.org, nvdimm@lists.linux.dev, linux-kernel@vger.kernel.org X-Mailer: b4 0.15-dev-37811 X-Developer-Signature: v=1; a=ed25519-sha256; t=1728342968; l=7960; i=ira.weiny@intel.com; s=20221211; h=from:subject:message-id; bh=A2+A3Hotk6h64jwindc//KyNyqLvRNf9Nc6deyAZFGE=; b=59ZUWjPGAiAhIQPdcwdT52j17qC2l1B2CQi322TJGL7YZqOT7IzrWAsK/na/5AYhEmHAXCO8C 9RK5z8vUW6DBD/K4teI9706kowLN5ter+IhPwYZeFbIY35lC7woZU6E X-Developer-Key: i=ira.weiny@intel.com; a=ed25519; pk=noldbkG+Wp1qXRrrkfY1QJpDf7QsOEthbOT7vm0PqsE= From: Navneet Singh Dynamic capacity device extents may be left in an accepted state on a device due to an unexpected host crash. In this case it is expected that the creation of a new region on top of a DC partition can read those extents and surface them for continued use. Once all endpoint decoders are part of a region and the region is being realized, a read of the 'devices extent list' can reveal these previously accepted extents. CXL r3.1 specifies the mailbox call Get Dynamic Capacity Extent List for this purpose. The call returns all the extents for all dynamic capacity partitions. If the fabric manager is adding extents to any DCD partition, the extent list for the recovered region may change. In this case the query must retry. Upon retry the query could encounter extents which were accepted on a previous list query. Adding such extents is ignored without error because they are entirely within a previous accepted extent. The scan for existing extents races with the dax_cxl driver. This is synchronized through the region device lock. Extents which are found after the driver has loaded will surface through the normal notification path while extents seen prior to the driver are read during driver load. Signed-off-by: Navneet Singh Co-developed-by: Ira Weiny Signed-off-by: Ira Weiny Reviewed-by: Jonathan Cameron --- Changes: [iweiny: adjust for mailbox split] [djiang: Update commit messages] [djiang: s/cxl_read_extent_list/cxl_process_extent_list/] [djiang: #define CXL_READ_EXTENT_LIST_RETRY] --- drivers/cxl/core/core.h | 2 + drivers/cxl/core/mbox.c | 105 ++++++++++++++++++++++++++++++++++++++++++= ++++ drivers/cxl/core/region.c | 12 ++++++ drivers/cxl/cxlmem.h | 21 ++++++++++ 4 files changed, 140 insertions(+) diff --git a/drivers/cxl/core/core.h b/drivers/cxl/core/core.h index 0eccdd0b9261..80d61f75161d 100644 --- a/drivers/cxl/core/core.h +++ b/drivers/cxl/core/core.h @@ -21,6 +21,8 @@ cxled_to_mds(struct cxl_endpoint_decoder *cxled) return container_of(cxlds, struct cxl_memdev_state, cxlds); } =20 +void cxl_process_extent_list(struct cxl_endpoint_decoder *cxled); + #ifdef CONFIG_CXL_REGION extern struct device_attribute dev_attr_create_pmem_region; extern struct device_attribute dev_attr_create_ram_region; diff --git a/drivers/cxl/core/mbox.c b/drivers/cxl/core/mbox.c index d66beec687a0..6b25d15403a3 100644 --- a/drivers/cxl/core/mbox.c +++ b/drivers/cxl/core/mbox.c @@ -1697,6 +1697,111 @@ int cxl_dev_dynamic_capacity_identify(struct cxl_me= mdev_state *mds) } EXPORT_SYMBOL_NS_GPL(cxl_dev_dynamic_capacity_identify, CXL); =20 +/* Return -EAGAIN if the extent list changes while reading */ +static int __cxl_process_extent_list(struct cxl_endpoint_decoder *cxled) +{ + u32 current_index, total_read, total_expected, initial_gen_num; + struct cxl_memdev_state *mds =3D cxled_to_mds(cxled); + struct cxl_mailbox *cxl_mbox =3D &mds->cxlds.cxl_mbox; + struct device *dev =3D mds->cxlds.dev; + struct cxl_mbox_cmd mbox_cmd; + u32 max_extent_count; + bool first =3D true; + + struct cxl_mbox_get_extent_out *extents __free(kfree) =3D + kvmalloc(cxl_mbox->payload_size, GFP_KERNEL); + if (!extents) + return -ENOMEM; + + total_read =3D 0; + current_index =3D 0; + total_expected =3D 0; + max_extent_count =3D (cxl_mbox->payload_size - sizeof(*extents)) / + sizeof(struct cxl_extent); + do { + struct cxl_mbox_get_extent_in get_extent; + u32 nr_returned, current_total, current_gen_num; + int rc; + + get_extent =3D (struct cxl_mbox_get_extent_in) { + .extent_cnt =3D max(max_extent_count, + total_expected - current_index), + .start_extent_index =3D cpu_to_le32(current_index), + }; + + mbox_cmd =3D (struct cxl_mbox_cmd) { + .opcode =3D CXL_MBOX_OP_GET_DC_EXTENT_LIST, + .payload_in =3D &get_extent, + .size_in =3D sizeof(get_extent), + .size_out =3D cxl_mbox->payload_size, + .payload_out =3D extents, + .min_out =3D 1, + }; + + rc =3D cxl_internal_send_cmd(cxl_mbox, &mbox_cmd); + if (rc < 0) + return rc; + + /* Save initial data */ + if (first) { + total_expected =3D le32_to_cpu(extents->total_extent_count); + initial_gen_num =3D le32_to_cpu(extents->generation_num); + first =3D false; + } + + nr_returned =3D le32_to_cpu(extents->returned_extent_count); + total_read +=3D nr_returned; + current_total =3D le32_to_cpu(extents->total_extent_count); + current_gen_num =3D le32_to_cpu(extents->generation_num); + + dev_dbg(dev, "Got extent list %d-%d of %d generation Num:%d\n", + current_index, total_read - 1, current_total, current_gen_num); + + if (current_gen_num !=3D initial_gen_num || total_expected !=3D current_= total) { + dev_dbg(dev, "Extent list change detected; gen %u !=3D %u : cnt %u !=3D= %u\n", + current_gen_num, initial_gen_num, + total_expected, current_total); + return -EAGAIN; + } + + for (int i =3D 0; i < nr_returned ; i++) { + struct cxl_extent *extent =3D &extents->extent[i]; + + dev_dbg(dev, "Processing extent %d/%d\n", + current_index + i, total_expected); + + rc =3D validate_add_extent(mds, extent); + if (rc) + continue; + } + + current_index +=3D nr_returned; + } while (total_expected > total_read); + + return 0; +} + +/** + * cxl_process_extent_list() - Read existing extents + * @cxled: Endpoint decoder which is part of a region + * + * Issue the Get Dynamic Capacity Extent List command to the device + * and add existing extents if found. + * + * A retry of 10 is somewhat arbitrary, however, extent changes should be + * relatively rare while bringing up a region. So 10 should be plenty. + */ +#define CXL_READ_EXTENT_LIST_RETRY 10 +void cxl_process_extent_list(struct cxl_endpoint_decoder *cxled) +{ + int retry =3D CXL_READ_EXTENT_LIST_RETRY; + int rc; + + do { + rc =3D __cxl_process_extent_list(cxled); + } while (rc =3D=3D -EAGAIN && retry--); +} + static int add_dpa_res(struct device *dev, struct resource *parent, struct resource *res, resource_size_t start, resource_size_t size, const char *type) diff --git a/drivers/cxl/core/region.c b/drivers/cxl/core/region.c index 6ae51fc2bdae..5ed4a77491e5 100644 --- a/drivers/cxl/core/region.c +++ b/drivers/cxl/core/region.c @@ -3190,6 +3190,15 @@ static int devm_cxl_add_pmem_region(struct cxl_regio= n *cxlr) return rc; } =20 +static void cxlr_add_existing_extents(struct cxl_region *cxlr) +{ + struct cxl_region_params *p =3D &cxlr->params; + int i; + + for (i =3D 0; i < p->nr_targets; i++) + cxl_process_extent_list(p->targets[i]); +} + static void cxlr_dax_unregister(void *_cxlr_dax) { struct cxl_dax_region *cxlr_dax =3D _cxlr_dax; @@ -3224,6 +3233,9 @@ static int devm_cxl_add_dax_region(struct cxl_region = *cxlr) dev_dbg(&cxlr->dev, "%s: register %s\n", dev_name(dev->parent), dev_name(dev)); =20 + if (cxlr->mode =3D=3D CXL_REGION_DC) + cxlr_add_existing_extents(cxlr); + return devm_add_action_or_reset(&cxlr->dev, cxlr_dax_unregister, cxlr_dax); err: diff --git a/drivers/cxl/cxlmem.h b/drivers/cxl/cxlmem.h index dd7cc0d373af..4272f134da8f 100644 --- a/drivers/cxl/cxlmem.h +++ b/drivers/cxl/cxlmem.h @@ -626,6 +626,27 @@ struct cxl_mbox_dc_response { } __packed extent_list[]; } __packed; =20 +/* + * Get Dynamic Capacity Extent List; Input Payload + * CXL rev 3.1 section 8.2.9.9.9.2; Table 8-166 + */ +struct cxl_mbox_get_extent_in { + __le32 extent_cnt; + __le32 start_extent_index; +} __packed; + +/* + * Get Dynamic Capacity Extent List; Output Payload + * CXL rev 3.1 section 8.2.9.9.9.2; Table 8-167 + */ +struct cxl_mbox_get_extent_out { + __le32 returned_extent_count; + __le32 total_extent_count; + __le32 generation_num; + u8 rsvd[4]; + struct cxl_extent extent[]; +} __packed; + struct cxl_mbox_get_supported_logs { __le16 entries; u8 rsvd[6]; --=20 2.46.0 From nobody Wed Nov 27 21:37:00 2024 Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.18]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D6A711E0B63; Mon, 7 Oct 2024 23:17:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.18 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343054; cv=none; b=NjWDp5ya7oLjoh2n5NduQ3xCqbVMDGxvA04vrGwapXerFJnIQSTt419s8Veq5llfEEECrviDHcnjY00gK8073AsH72bnBLV6q1JFfudJVRB9qo+EOICRaX7jYbCcj2TQVRx1S0ycd3n9j4DBzpikdZVYZ2J4dVJpaUU0ptE8tbE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343054; c=relaxed/simple; bh=25abfl2BS9dFkTdXX0+31aST06TnuN8czjzUJuskVdg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=SAwPBMsU7c4ndHUMMeNzBP88C0srPWiYz3IRY5jH95kYmZYezQnqRBH9M5M/tL0WtZilweGoyJ5NFt6rY06EcS3pSllbsOSVeHt1Us64QzQeG94iw90a55kCckdmc9uwJsaAx5WBvoqzeWgE0N/gtExgHtjO8EDJgFWckSOZOcI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=Ex0Wtc8m; arc=none smtp.client-ip=192.198.163.18 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="Ex0Wtc8m" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1728343052; x=1759879052; h=from:date:subject:mime-version:content-transfer-encoding: message-id:references:in-reply-to:to:cc; bh=25abfl2BS9dFkTdXX0+31aST06TnuN8czjzUJuskVdg=; b=Ex0Wtc8mletVd7lHAEGfpNrtCageEAfCNleYyRFiJxiiQ27V3kWva4Of qoA3SxSQfUDt/9sbsG6CDFkwjHoxSiKsyTIotEe3GqOFDRxYSEbmbTVN+ JMAQa0XsPhQisDW1sYHsD/Cr0W8KVBPI+c0aTWFFYLIMQSzom1YNmPXXy DwHuklfCTSdJpxiBDzoxAD1pMJquQbp00MqUCFjZ48QwuzQQc0R0iZ56Z 1ZStuWvXR4tv9IqGfKDzz2cMuEQzB1KXpiyBmmyPp4bABWXbh2VWXbiW8 4GVMT8YZBH+Q8oOQP13bTTiZmxt1MeMGDTbX8igoMLz2pkwrvnS3zI3gf Q==; X-CSE-ConnectionGUID: D49rZPe5SLmVJsC3GJuH6w== X-CSE-MsgGUID: xXM9wqsLRcaM35oIJLObWA== X-IronPort-AV: E=McAfee;i="6700,10204,11218"; a="26972707" X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="26972707" Received: from fmviesa010.fm.intel.com ([10.60.135.150]) by fmvoesa112.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:17:31 -0700 X-CSE-ConnectionGUID: I+zbHvZ7S9eNid67cB76JQ== X-CSE-MsgGUID: YrITNL93QN6Fb5wFlI0eSQ== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="76001840" Received: from ldmartin-desk2.corp.intel.com (HELO localhost) ([10.125.110.112]) by fmviesa010-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:17:28 -0700 From: ira.weiny@intel.com Date: Mon, 07 Oct 2024 18:16:32 -0500 Subject: [PATCH v4 26/28] cxl/mem: Trace Dynamic capacity Event Record Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241007-dcd-type2-upstream-v4-26-c261ee6eeded@intel.com> References: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> In-Reply-To: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> To: Dave Jiang , Fan Ni , Jonathan Cameron , Navneet Singh , Jonathan Corbet , Andrew Morton Cc: Dan Williams , Davidlohr Bueso , Alison Schofield , Vishal Verma , Ira Weiny , linux-btrfs@vger.kernel.org, linux-cxl@vger.kernel.org, linux-doc@vger.kernel.org, nvdimm@lists.linux.dev, linux-kernel@vger.kernel.org X-Mailer: b4 0.15-dev-37811 X-Developer-Signature: v=1; a=ed25519-sha256; t=1728342968; l=3361; i=ira.weiny@intel.com; s=20221211; h=from:subject:message-id; bh=LdRVXAlR9eD7J7gxqAsHuSXAaD3qE9l34vZICTobZvE=; b=+zQoVSnmNQpvyXPhGHtglbkqJ/dPkWI8LLj7+oEsMA+Kf4W/aImQ9j0Z1X8yEJKhDBvqlorEn 0YLC1sIZ2p1AwelUr2W236aRoWU9d4AV3ko17j9Uhpaxll9Jvg5miXz X-Developer-Key: i=ira.weiny@intel.com; a=ed25519; pk=noldbkG+Wp1qXRrrkfY1QJpDf7QsOEthbOT7vm0PqsE= From: Navneet Singh CXL rev 3.1 section 8.2.9.2.1 adds the Dynamic Capacity Event Records. User space can use trace events for debugging of DC capacity changes. Add DC trace points to the trace log. Signed-off-by: Navneet Singh Signed-off-by: Ira Weiny Reviewed-by: Jonathan Cameron --- Changes: [djiang: Use 3.1 spec reference] --- drivers/cxl/core/mbox.c | 4 +++ drivers/cxl/core/trace.h | 65 ++++++++++++++++++++++++++++++++++++++++++++= ++++ 2 files changed, 69 insertions(+) diff --git a/drivers/cxl/core/mbox.c b/drivers/cxl/core/mbox.c index 6b25d15403a3..816e28cc5a40 100644 --- a/drivers/cxl/core/mbox.c +++ b/drivers/cxl/core/mbox.c @@ -994,6 +994,10 @@ static void __cxl_event_trace_record(const struct cxl_= memdev *cxlmd, ev_type =3D CXL_CPER_EVENT_DRAM; else if (uuid_equal(uuid, &CXL_EVENT_MEM_MODULE_UUID)) ev_type =3D CXL_CPER_EVENT_MEM_MODULE; + else if (uuid_equal(uuid, &CXL_EVENT_DC_EVENT_UUID)) { + trace_cxl_dynamic_capacity(cxlmd, type, &record->event.dcd); + return; + } =20 cxl_event_trace_record(cxlmd, type, ev_type, uuid, &record->event); } diff --git a/drivers/cxl/core/trace.h b/drivers/cxl/core/trace.h index 9167cfba7f59..1303024b5239 100644 --- a/drivers/cxl/core/trace.h +++ b/drivers/cxl/core/trace.h @@ -731,6 +731,71 @@ TRACE_EVENT(cxl_poison, ) ); =20 +/* + * Dynamic Capacity Event Record - DER + * + * CXL rev 3.1 section 8.2.9.2.1.6 Table 8-50 + */ + +#define CXL_DC_ADD_CAPACITY 0x00 +#define CXL_DC_REL_CAPACITY 0x01 +#define CXL_DC_FORCED_REL_CAPACITY 0x02 +#define CXL_DC_REG_CONF_UPDATED 0x03 +#define show_dc_evt_type(type) __print_symbolic(type, \ + { CXL_DC_ADD_CAPACITY, "Add capacity"}, \ + { CXL_DC_REL_CAPACITY, "Release capacity"}, \ + { CXL_DC_FORCED_REL_CAPACITY, "Forced capacity release"}, \ + { CXL_DC_REG_CONF_UPDATED, "Region Configuration Updated" } \ +) + +TRACE_EVENT(cxl_dynamic_capacity, + + TP_PROTO(const struct cxl_memdev *cxlmd, enum cxl_event_log_type log, + struct cxl_event_dcd *rec), + + TP_ARGS(cxlmd, log, rec), + + TP_STRUCT__entry( + CXL_EVT_TP_entry + + /* Dynamic capacity Event */ + __field(u8, event_type) + __field(u16, hostid) + __field(u8, region_id) + __field(u64, dpa_start) + __field(u64, length) + __array(u8, tag, CXL_EXTENT_TAG_LEN) + __field(u16, sh_extent_seq) + ), + + TP_fast_assign( + CXL_EVT_TP_fast_assign(cxlmd, log, rec->hdr); + + /* Dynamic_capacity Event */ + __entry->event_type =3D rec->event_type; + + /* DCD event record data */ + __entry->hostid =3D le16_to_cpu(rec->host_id); + __entry->region_id =3D rec->region_index; + __entry->dpa_start =3D le64_to_cpu(rec->extent.start_dpa); + __entry->length =3D le64_to_cpu(rec->extent.length); + memcpy(__entry->tag, &rec->extent.tag, CXL_EXTENT_TAG_LEN); + __entry->sh_extent_seq =3D le16_to_cpu(rec->extent.shared_extn_seq); + ), + + CXL_EVT_TP_printk("event_type=3D'%s' host_id=3D'%d' region_id=3D'%d' " \ + "starting_dpa=3D%llx length=3D%llx tag=3D%s " \ + "shared_extent_sequence=3D%d", + show_dc_evt_type(__entry->event_type), + __entry->hostid, + __entry->region_id, + __entry->dpa_start, + __entry->length, + __print_hex(__entry->tag, CXL_EXTENT_TAG_LEN), + __entry->sh_extent_seq + ) +); + #endif /* _CXL_EVENTS_H */ =20 #define TRACE_INCLUDE_FILE trace --=20 2.46.0 From nobody Wed Nov 27 21:37:00 2024 Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.18]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DD4F51E04BF; Mon, 7 Oct 2024 23:17:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.18 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343058; cv=none; b=R+SRD59VtlyVWaiUMvBwrCWT+IsSZRWBaryqEtP94+aeeoKdL0QMtoIsDOJYog889czn4byqvDMlY6GziS3S/AqxWOw0YfhHJVe9nRPf/mWWbqvMTyfMb+CGml9tgcxq3klrfb3K6i0PeQ20IfF+uKuzHSfu8fvjHgfh0zk9eRI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343058; c=relaxed/simple; bh=Twum3V4KI8GicJLaZM8sXw5SGoPri8FFis9hYTEmwxs=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=PqfG7FmLcjw1Od8ArjAG7AxHy2lkI9Xp9jHmoJvwSmqrwrIJk4xo9Bss+cEYyUg0x++HY6NhbQ99hP5h64jbKNb/6I6UjrIMxtO0Z+E1D6V3HXBKMoCQXfmEpDSlacWy5m79tI+Wd1iAOtmBJzFci4z/5Gl8THyj0Gsj8BeC4SE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=cvDfo524; arc=none smtp.client-ip=192.198.163.18 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="cvDfo524" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1728343054; x=1759879054; h=from:date:subject:mime-version:content-transfer-encoding: message-id:references:in-reply-to:to:cc; bh=Twum3V4KI8GicJLaZM8sXw5SGoPri8FFis9hYTEmwxs=; b=cvDfo524VY9WOSo9E0bCaxaDLucmgFKY7Xxe1vEhit7Ni227WA4e/0XJ HzAyGov65xS+bc45OKTpJRRFpr+eOd0KM633JndIl0JTD97Kuqxn5Jluc 5vDeb2scZANAOnnkIg5LBAoO9UV7ofuHWIij12Ai2LXxufvSV8qHDlx4D cqBszELjuUs+FoZhl/r15uR4jp6o04csVn1defIQEA1tZGxz0Rxyi39gx vSgGZVLA4pGonDNGCKAcZUPKQm7/9v4bQj+joUKdHoLR4dgy63z+Lm94f lj2Nv+CIZgot9EuguDD3woCXxj0WqhZGSjLy03kuhuG5MJylHkEoo0bbN g==; X-CSE-ConnectionGUID: iL/mwiVqTiqQzlAivGrsHw== X-CSE-MsgGUID: OU2fb/pCQqawysndjcij+A== X-IronPort-AV: E=McAfee;i="6700,10204,11218"; a="26972715" X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="26972715" Received: from fmviesa010.fm.intel.com ([10.60.135.150]) by fmvoesa112.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:17:33 -0700 X-CSE-ConnectionGUID: 03ZNjrAuQQ6aq8oNQEzYQQ== X-CSE-MsgGUID: GYVqe1WrTiyPLApoVv5yaQ== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="76001848" Received: from ldmartin-desk2.corp.intel.com (HELO localhost) ([10.125.110.112]) by fmviesa010-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:17:31 -0700 From: Ira Weiny Date: Mon, 07 Oct 2024 18:16:33 -0500 Subject: [PATCH v4 27/28] tools/testing/cxl: Make event logs dynamic Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241007-dcd-type2-upstream-v4-27-c261ee6eeded@intel.com> References: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> In-Reply-To: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> To: Dave Jiang , Fan Ni , Jonathan Cameron , Navneet Singh , Jonathan Corbet , Andrew Morton Cc: Dan Williams , Davidlohr Bueso , Alison Schofield , Vishal Verma , Ira Weiny , linux-btrfs@vger.kernel.org, linux-cxl@vger.kernel.org, linux-doc@vger.kernel.org, nvdimm@lists.linux.dev, linux-kernel@vger.kernel.org X-Mailer: b4 0.15-dev-37811 X-Developer-Signature: v=1; a=ed25519-sha256; t=1728342968; l=15454; i=ira.weiny@intel.com; s=20221211; h=from:subject:message-id; bh=Twum3V4KI8GicJLaZM8sXw5SGoPri8FFis9hYTEmwxs=; b=bBivn7A3Y4cuXzc0enAVcLuF5l87iotJqIAR3RQET7NtGujYEP4umNxyZGd7EsZKXxknIM+pi BmZ9LQhm6VNCXnexCA8VARS67lZJn8zQKt48oI1MTiSTJvmUNbPVOLS X-Developer-Key: i=ira.weiny@intel.com; a=ed25519; pk=noldbkG+Wp1qXRrrkfY1QJpDf7QsOEthbOT7vm0PqsE= The event logs test was created as static arrays as an easy way to mock events. Dynamic Capacity Device (DCD) test support requires events be generated dynamically when extents are created or destroyed. The current event log test has specific checks for the number of events seen including log overflow. Modify mock event logs to be dynamically allocated. Adjust array size and mock event entry data to match the output expected by the existing event test. Use the static event data to create the dynamic events in the new logs without inventing complex event injection for the previous tests. Simplify log processing by using the event log array index as the handle. Add a lock to manage concurrency required when user space is allowed to control DCD extents Signed-off-by: Ira Weiny Reviewed-by: Jonathan Cameron --- Changes: [iweiny: rebase to 6.12] --- tools/testing/cxl/test/mem.c | 268 ++++++++++++++++++++++++++-------------= ---- 1 file changed, 162 insertions(+), 106 deletions(-) diff --git a/tools/testing/cxl/test/mem.c b/tools/testing/cxl/test/mem.c index ccdd6a504222..5e453aa2819b 100644 --- a/tools/testing/cxl/test/mem.c +++ b/tools/testing/cxl/test/mem.c @@ -126,18 +126,26 @@ static struct { =20 #define PASS_TRY_LIMIT 3 =20 -#define CXL_TEST_EVENT_CNT_MAX 15 +#define CXL_TEST_EVENT_CNT_MAX 16 +/* 1 extra slot to accommodate that handles can't be 0 */ +#define CXL_TEST_EVENT_ARRAY_SIZE (CXL_TEST_EVENT_CNT_MAX + 1) =20 /* Set a number of events to return at a time for simulation. */ #define CXL_TEST_EVENT_RET_MAX 4 =20 +/* + * @last_handle: last handle (index) to have an entry stored + * @current_handle: current handle (index) to be returned to the user on g= et_event + * @nr_overflow: number of events added past the log size + * @lock: protect these state variables + * @events: array of pending events to be returned. + */ struct mock_event_log { - u16 clear_idx; - u16 cur_idx; - u16 nr_events; + u16 last_handle; + u16 current_handle; u16 nr_overflow; - u16 overflow_reset; - struct cxl_event_record_raw *events[CXL_TEST_EVENT_CNT_MAX]; + rwlock_t lock; + struct cxl_event_record_raw *events[CXL_TEST_EVENT_ARRAY_SIZE]; }; =20 struct mock_event_store { @@ -172,56 +180,65 @@ static struct mock_event_log *event_find_log(struct d= evice *dev, int log_type) return &mdata->mes.mock_logs[log_type]; } =20 -static struct cxl_event_record_raw *event_get_current(struct mock_event_lo= g *log) -{ - return log->events[log->cur_idx]; -} - -static void event_reset_log(struct mock_event_log *log) -{ - log->cur_idx =3D 0; - log->clear_idx =3D 0; - log->nr_overflow =3D log->overflow_reset; -} - /* Handle can never be 0 use 1 based indexing for handle */ -static u16 event_get_clear_handle(struct mock_event_log *log) +static u16 event_inc_handle(u16 handle) { - return log->clear_idx + 1; + handle =3D (handle + 1) % CXL_TEST_EVENT_ARRAY_SIZE; + if (!handle) + handle =3D handle + 1; + return handle; } =20 -/* Handle can never be 0 use 1 based indexing for handle */ -static __le16 event_get_cur_event_handle(struct mock_event_log *log) -{ - u16 cur_handle =3D log->cur_idx + 1; - - return cpu_to_le16(cur_handle); -} - -static bool event_log_empty(struct mock_event_log *log) -{ - return log->cur_idx =3D=3D log->nr_events; -} - -static void mes_add_event(struct mock_event_store *mes, +/* Add the event or free it on overflow */ +static void mes_add_event(struct cxl_mockmem_data *mdata, enum cxl_event_log_type log_type, struct cxl_event_record_raw *event) { + struct device *dev =3D mdata->mds->cxlds.dev; struct mock_event_log *log; =20 if (WARN_ON(log_type >=3D CXL_EVENT_TYPE_MAX)) return; =20 - log =3D &mes->mock_logs[log_type]; + log =3D &mdata->mes.mock_logs[log_type]; + + guard(write_lock)(&log->lock); =20 - if ((log->nr_events + 1) > CXL_TEST_EVENT_CNT_MAX) { + dev_dbg(dev, "Add log %d cur %d last %d\n", + log_type, log->current_handle, log->last_handle); + + /* Check next buffer */ + if (event_inc_handle(log->last_handle) =3D=3D log->current_handle) { log->nr_overflow++; - log->overflow_reset =3D log->nr_overflow; + dev_dbg(dev, "Overflowing log %d nr %d\n", + log_type, log->nr_overflow); + devm_kfree(dev, event); return; } =20 - log->events[log->nr_events] =3D event; - log->nr_events++; + dev_dbg(dev, "Log %d; handle %u\n", log_type, log->last_handle); + event->event.generic.hdr.handle =3D cpu_to_le16(log->last_handle); + log->events[log->last_handle] =3D event; + log->last_handle =3D event_inc_handle(log->last_handle); +} + +static void mes_del_event(struct device *dev, + struct mock_event_log *log, + u16 handle) +{ + struct cxl_event_record_raw *record; + + lockdep_assert(lockdep_is_held(&log->lock)); + + dev_dbg(dev, "Clearing event %u; record %u\n", + handle, log->current_handle); + record =3D log->events[handle]; + if (!record) + dev_err(dev, "Mock event index %u empty?\n", handle); + + log->events[handle] =3D NULL; + log->current_handle =3D event_inc_handle(log->current_handle); + devm_kfree(dev, record); } =20 /* @@ -234,7 +251,7 @@ static int mock_get_event(struct device *dev, struct cx= l_mbox_cmd *cmd) { struct cxl_get_event_payload *pl; struct mock_event_log *log; - u16 nr_overflow; + u16 handle; u8 log_type; int i; =20 @@ -255,29 +272,38 @@ static int mock_get_event(struct device *dev, struct = cxl_mbox_cmd *cmd) memset(cmd->payload_out, 0, struct_size(pl, records, 0)); =20 log =3D event_find_log(dev, log_type); - if (!log || event_log_empty(log)) + if (!log) return 0; =20 pl =3D cmd->payload_out; =20 - for (i =3D 0; i < ret_limit && !event_log_empty(log); i++) { - memcpy(&pl->records[i], event_get_current(log), - sizeof(pl->records[i])); - pl->records[i].event.generic.hdr.handle =3D - event_get_cur_event_handle(log); - log->cur_idx++; + guard(read_lock)(&log->lock); + + handle =3D log->current_handle; + dev_dbg(dev, "Get log %d handle %u last %u\n", + log_type, handle, log->last_handle); + for (i =3D 0; i < ret_limit && handle !=3D log->last_handle; + i++, handle =3D event_inc_handle(handle)) { + struct cxl_event_record_raw *cur; + + cur =3D log->events[handle]; + dev_dbg(dev, "Sending event log %d handle %d idx %u\n", + log_type, le16_to_cpu(cur->event.generic.hdr.handle), + handle); + memcpy(&pl->records[i], cur, sizeof(pl->records[i])); + pl->records[i].event.generic.hdr.handle =3D cpu_to_le16(handle); } =20 cmd->size_out =3D struct_size(pl, records, i); pl->record_count =3D cpu_to_le16(i); - if (!event_log_empty(log)) + if (handle !=3D log->last_handle) pl->flags |=3D CXL_GET_EVENT_FLAG_MORE_RECORDS; =20 if (log->nr_overflow) { u64 ns; =20 pl->flags |=3D CXL_GET_EVENT_FLAG_OVERFLOW; - pl->overflow_err_count =3D cpu_to_le16(nr_overflow); + pl->overflow_err_count =3D cpu_to_le16(log->nr_overflow); ns =3D ktime_get_real_ns(); ns -=3D 5000000000; /* 5s ago */ pl->first_overflow_timestamp =3D cpu_to_le64(ns); @@ -292,8 +318,8 @@ static int mock_get_event(struct device *dev, struct cx= l_mbox_cmd *cmd) static int mock_clear_event(struct device *dev, struct cxl_mbox_cmd *cmd) { struct cxl_mbox_clear_event_payload *pl =3D cmd->payload_in; - struct mock_event_log *log; u8 log_type =3D pl->event_log; + struct mock_event_log *log; u16 handle; int nr; =20 @@ -304,23 +330,20 @@ static int mock_clear_event(struct device *dev, struc= t cxl_mbox_cmd *cmd) if (!log) return 0; /* No mock data in this log */ =20 - /* - * This check is technically not invalid per the specification AFAICS. - * (The host could 'guess' handles and clear them in order). - * However, this is not good behavior for the host so test it. - */ - if (log->clear_idx + pl->nr_recs > log->cur_idx) { - dev_err(dev, - "Attempting to clear more events than returned!\n"); - return -EINVAL; - } + guard(write_lock)(&log->lock); =20 /* Check handle order prior to clearing events */ - for (nr =3D 0, handle =3D event_get_clear_handle(log); - nr < pl->nr_recs; - nr++, handle++) { + handle =3D log->current_handle; + for (nr =3D 0; nr < pl->nr_recs && handle !=3D log->last_handle; + nr++, handle =3D event_inc_handle(handle)) { + + dev_dbg(dev, "Checking clear of %d handle %u plhandle %u\n", + log_type, handle, + le16_to_cpu(pl->handles[nr])); + if (handle !=3D le16_to_cpu(pl->handles[nr])) { - dev_err(dev, "Clearing events out of order\n"); + dev_err(dev, "Clearing events out of order %u %u\n", + handle, le16_to_cpu(pl->handles[nr])); return -EINVAL; } } @@ -329,25 +352,12 @@ static int mock_clear_event(struct device *dev, struc= t cxl_mbox_cmd *cmd) log->nr_overflow =3D 0; =20 /* Clear events */ - log->clear_idx +=3D pl->nr_recs; - return 0; -} - -static void cxl_mock_event_trigger(struct device *dev) -{ - struct cxl_mockmem_data *mdata =3D dev_get_drvdata(dev); - struct mock_event_store *mes =3D &mdata->mes; - int i; + for (nr =3D 0; nr < pl->nr_recs; nr++) + mes_del_event(dev, log, le16_to_cpu(pl->handles[nr])); + dev_dbg(dev, "Delete log %d cur %d last %d\n", + log_type, log->current_handle, log->last_handle); =20 - for (i =3D CXL_EVENT_TYPE_INFO; i < CXL_EVENT_TYPE_MAX; i++) { - struct mock_event_log *log; - - log =3D event_find_log(dev, i); - if (log) - event_reset_log(log); - } - - cxl_mem_get_event_records(mdata->mds, mes->ev_status); + return 0; } =20 struct cxl_event_record_raw maint_needed =3D { @@ -476,8 +486,27 @@ static int mock_set_timestamp(struct cxl_dev_state *cx= lds, return 0; } =20 -static void cxl_mock_add_event_logs(struct mock_event_store *mes) +/* Create a dynamically allocated event out of a statically defined event.= */ +static void add_event_from_static(struct cxl_mockmem_data *mdata, + enum cxl_event_log_type log_type, + struct cxl_event_record_raw *raw) +{ + struct device *dev =3D mdata->mds->cxlds.dev; + struct cxl_event_record_raw *rec; + + rec =3D devm_kmemdup(dev, raw, sizeof(*rec), GFP_KERNEL); + if (!rec) { + dev_err(dev, "Failed to alloc event for log\n"); + return; + } + mes_add_event(mdata, log_type, rec); +} + +static void cxl_mock_add_event_logs(struct cxl_mockmem_data *mdata) { + struct mock_event_store *mes =3D &mdata->mes; + struct device *dev =3D mdata->mds->cxlds.dev; + put_unaligned_le16(CXL_GMER_VALID_CHANNEL | CXL_GMER_VALID_RANK, &gen_media.rec.media_hdr.validity_flags); =20 @@ -485,43 +514,60 @@ static void cxl_mock_add_event_logs(struct mock_event= _store *mes) CXL_DER_VALID_BANK | CXL_DER_VALID_COLUMN, &dram.rec.media_hdr.validity_flags); =20 - mes_add_event(mes, CXL_EVENT_TYPE_INFO, &maint_needed); - mes_add_event(mes, CXL_EVENT_TYPE_INFO, + dev_dbg(dev, "Generating fake event logs %d\n", + CXL_EVENT_TYPE_INFO); + add_event_from_static(mdata, CXL_EVENT_TYPE_INFO, &maint_needed); + add_event_from_static(mdata, CXL_EVENT_TYPE_INFO, (struct cxl_event_record_raw *)&gen_media); - mes_add_event(mes, CXL_EVENT_TYPE_INFO, + add_event_from_static(mdata, CXL_EVENT_TYPE_INFO, (struct cxl_event_record_raw *)&mem_module); mes->ev_status |=3D CXLDEV_EVENT_STATUS_INFO; =20 - mes_add_event(mes, CXL_EVENT_TYPE_FAIL, &maint_needed); - mes_add_event(mes, CXL_EVENT_TYPE_FAIL, &hardware_replace); - mes_add_event(mes, CXL_EVENT_TYPE_FAIL, + dev_dbg(dev, "Generating fake event logs %d\n", + CXL_EVENT_TYPE_FAIL); + add_event_from_static(mdata, CXL_EVENT_TYPE_FAIL, &maint_needed); + add_event_from_static(mdata, CXL_EVENT_TYPE_FAIL, + (struct cxl_event_record_raw *)&mem_module); + add_event_from_static(mdata, CXL_EVENT_TYPE_FAIL, &hardware_replace); + add_event_from_static(mdata, CXL_EVENT_TYPE_FAIL, (struct cxl_event_record_raw *)&dram); - mes_add_event(mes, CXL_EVENT_TYPE_FAIL, + add_event_from_static(mdata, CXL_EVENT_TYPE_FAIL, (struct cxl_event_record_raw *)&gen_media); - mes_add_event(mes, CXL_EVENT_TYPE_FAIL, + add_event_from_static(mdata, CXL_EVENT_TYPE_FAIL, (struct cxl_event_record_raw *)&mem_module); - mes_add_event(mes, CXL_EVENT_TYPE_FAIL, &hardware_replace); - mes_add_event(mes, CXL_EVENT_TYPE_FAIL, + add_event_from_static(mdata, CXL_EVENT_TYPE_FAIL, &hardware_replace); + add_event_from_static(mdata, CXL_EVENT_TYPE_FAIL, (struct cxl_event_record_raw *)&dram); /* Overflow this log */ - mes_add_event(mes, CXL_EVENT_TYPE_FAIL, &hardware_replace); - mes_add_event(mes, CXL_EVENT_TYPE_FAIL, &hardware_replace); - mes_add_event(mes, CXL_EVENT_TYPE_FAIL, &hardware_replace); - mes_add_event(mes, CXL_EVENT_TYPE_FAIL, &hardware_replace); - mes_add_event(mes, CXL_EVENT_TYPE_FAIL, &hardware_replace); - mes_add_event(mes, CXL_EVENT_TYPE_FAIL, &hardware_replace); - mes_add_event(mes, CXL_EVENT_TYPE_FAIL, &hardware_replace); - mes_add_event(mes, CXL_EVENT_TYPE_FAIL, &hardware_replace); - mes_add_event(mes, CXL_EVENT_TYPE_FAIL, &hardware_replace); - mes_add_event(mes, CXL_EVENT_TYPE_FAIL, &hardware_replace); + add_event_from_static(mdata, CXL_EVENT_TYPE_FAIL, &hardware_replace); + add_event_from_static(mdata, CXL_EVENT_TYPE_FAIL, &hardware_replace); + add_event_from_static(mdata, CXL_EVENT_TYPE_FAIL, &hardware_replace); + add_event_from_static(mdata, CXL_EVENT_TYPE_FAIL, &hardware_replace); + add_event_from_static(mdata, CXL_EVENT_TYPE_FAIL, &hardware_replace); + add_event_from_static(mdata, CXL_EVENT_TYPE_FAIL, &hardware_replace); + add_event_from_static(mdata, CXL_EVENT_TYPE_FAIL, &hardware_replace); + add_event_from_static(mdata, CXL_EVENT_TYPE_FAIL, &hardware_replace); + add_event_from_static(mdata, CXL_EVENT_TYPE_FAIL, &hardware_replace); + add_event_from_static(mdata, CXL_EVENT_TYPE_FAIL, &hardware_replace); mes->ev_status |=3D CXLDEV_EVENT_STATUS_FAIL; =20 - mes_add_event(mes, CXL_EVENT_TYPE_FATAL, &hardware_replace); - mes_add_event(mes, CXL_EVENT_TYPE_FATAL, + dev_dbg(dev, "Generating fake event logs %d\n", + CXL_EVENT_TYPE_FATAL); + add_event_from_static(mdata, CXL_EVENT_TYPE_FATAL, &hardware_replace); + add_event_from_static(mdata, CXL_EVENT_TYPE_FATAL, (struct cxl_event_record_raw *)&dram); mes->ev_status |=3D CXLDEV_EVENT_STATUS_FATAL; } =20 +static void cxl_mock_event_trigger(struct device *dev) +{ + struct cxl_mockmem_data *mdata =3D dev_get_drvdata(dev); + struct mock_event_store *mes =3D &mdata->mes; + + cxl_mock_add_event_logs(mdata); + cxl_mem_get_event_records(mdata->mds, mes->ev_status); +} + static int mock_gsl(struct cxl_mbox_cmd *cmd) { if (cmd->size_out < sizeof(mock_gsl_payload)) @@ -1469,6 +1515,14 @@ static int cxl_mock_mailbox_create(struct cxl_dev_st= ate *cxlds) return 0; } =20 +static void init_event_log(struct mock_event_log *log) +{ + rwlock_init(&log->lock); + /* Handle can never be 0 use 1 based indexing for handle */ + log->current_handle =3D 1; + log->last_handle =3D 1; +} + static int cxl_mock_mem_probe(struct platform_device *pdev) { struct device *dev =3D &pdev->dev; @@ -1541,7 +1595,9 @@ static int cxl_mock_mem_probe(struct platform_device = *pdev) if (rc) return rc; =20 - cxl_mock_add_event_logs(&mdata->mes); + for (int i =3D 0; i < CXL_EVENT_TYPE_MAX; i++) + init_event_log(&mdata->mes.mock_logs[i]); + cxl_mock_add_event_logs(mdata); =20 cxlmd =3D devm_cxl_add_memdev(&pdev->dev, cxlds); if (IS_ERR(cxlmd)) --=20 2.46.0 From nobody Wed Nov 27 21:37:00 2024 Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.18]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 904831E0DA6; Mon, 7 Oct 2024 23:17:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.18 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343058; cv=none; b=U4cGyouDdP1nl1O4hFboaTfY+g1ASs7Y6yf/818+ML0yFmKMPc8WsigjOP4d9IXcs6khOoB31J6ObOyFmjZxOzhAix+PIvQuu0Pyw8UA+EprGCB4UXb3YnYtayc+gTb7MzxwpDsdKqH2i3DxltOtON7ptXy6NvmNZACRAx1JLXw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728343058; c=relaxed/simple; bh=0PO9Hx4MA+2p9Wm1vIRiNz0Ua1TJ7pMAU4CK8x2Ycwo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=L2lODwLtIKzyNsvO6d7UyUTmJUwuedxCwQwxLo8ec6pY6D3QIkIh8Daz6aEMwg0ARQsuwgYXT3EumZI6hO/Ec8cDx+VID3daAGj7NA1eDzpd72ofjHsdKy6dpT0VfMAU8Bm9PuPxfRn1O0KVVeV486yHTNFdfivpE2xKJ4Io0ac= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=lCtfLBGq; arc=none smtp.client-ip=192.198.163.18 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="lCtfLBGq" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1728343057; x=1759879057; h=from:date:subject:mime-version:content-transfer-encoding: message-id:references:in-reply-to:to:cc; bh=0PO9Hx4MA+2p9Wm1vIRiNz0Ua1TJ7pMAU4CK8x2Ycwo=; b=lCtfLBGqD2jyJiVFoEe35eoY6GiZrVAlZPqRvkD/CGVPA4vAwMxxAZj0 0lb7kqqQTcHuNofE/k1uXCPQ6mHd7co7/cM6ANUS1Uqqdzu065okO2JY5 G8H/7OARbKN4QP05+cMNtgC54de52kLqKJ/NnyLj1ZfiNfys7RtnRfc1V gUYDFwz0aMdKDIwOPM7XQEMHCa624Ar4VPkkeXUSO9RcEn1DC6F6PUphP bZNxWUsUDAzMZnsNo6jkRWed9ArBS1QJGLddk1qACN5y7brXJOfs3xIlY 4jHKpCcOJnmImlxNEqid0e7eUka/y3bC7RmJSYD68ddmT1HeHbbyo4zrV w==; X-CSE-ConnectionGUID: o6kwYxz2SC2eToVcSTFQwQ== X-CSE-MsgGUID: ZdHDSp+XRMmYDmDhyqGeJg== X-IronPort-AV: E=McAfee;i="6700,10204,11218"; a="26972726" X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="26972726" Received: from fmviesa010.fm.intel.com ([10.60.135.150]) by fmvoesa112.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:17:36 -0700 X-CSE-ConnectionGUID: yjku3WaJTaWNW119ouXc1A== X-CSE-MsgGUID: Pv6cjjJXQpSM4UmUNZt4Bg== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.11,185,1725346800"; d="scan'208";a="76001854" Received: from ldmartin-desk2.corp.intel.com (HELO localhost) ([10.125.110.112]) by fmviesa010-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2024 16:17:34 -0700 From: Ira Weiny Date: Mon, 07 Oct 2024 18:16:34 -0500 Subject: [PATCH v4 28/28] tools/testing/cxl: Add DC Regions to mock mem data Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20241007-dcd-type2-upstream-v4-28-c261ee6eeded@intel.com> References: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> In-Reply-To: <20241007-dcd-type2-upstream-v4-0-c261ee6eeded@intel.com> To: Dave Jiang , Fan Ni , Jonathan Cameron , Navneet Singh , Jonathan Corbet , Andrew Morton Cc: Dan Williams , Davidlohr Bueso , Alison Schofield , Vishal Verma , Ira Weiny , linux-btrfs@vger.kernel.org, linux-cxl@vger.kernel.org, linux-doc@vger.kernel.org, nvdimm@lists.linux.dev, linux-kernel@vger.kernel.org X-Mailer: b4 0.15-dev-37811 X-Developer-Signature: v=1; a=ed25519-sha256; t=1728342968; l=22422; i=ira.weiny@intel.com; s=20221211; h=from:subject:message-id; bh=0PO9Hx4MA+2p9Wm1vIRiNz0Ua1TJ7pMAU4CK8x2Ycwo=; b=GSEsQvpuQzmddgkt1NmUfWo+lS0hqYEVcCptirXOaEO/TTRB2RAmSMCPeSkfSDj8fZYh+Z0CH xxGocKcthq8C8d9uisa88lhrWvV6g/r273BqFaaD8zTJaRid11XTHZ5 X-Developer-Key: i=ira.weiny@intel.com; a=ed25519; pk=noldbkG+Wp1qXRrrkfY1QJpDf7QsOEthbOT7vm0PqsE= cxl_test provides a good way to ensure quick smoke and regression testing. The complexity of Dynamic Capacity (DC) extent processing as well as the complexity of the new sparse DAX regions can mostly be tested through cxl_test. This includes management of sparse regions and DAX devices on those regions; the management of extent device lifetimes; and the processing of DCD events. The only missing functionality from this test is actual interrupt processing. Mock memory devices can easily mock DC information and manage fake extent data. Define mock_dc_region information within the mock memory data. Add sysfs entries on the mock device to inject and delete extents. The inject format is ::: The delete format is : Directly call the event irq callback to simulate irqs to process the test extents. Add DC mailbox commands to the CEL and implement those commands. Signed-off-by: Ira Weiny --- Changes: [Jonathan: use min()] [Jonathan: remove cxl_mock_mem_remove()] [Jonathan/jgroves/iweiny: Remove extent tags] --- tools/testing/cxl/test/mem.c | 692 +++++++++++++++++++++++++++++++++++++++= +++- 1 file changed, 691 insertions(+), 1 deletion(-) diff --git a/tools/testing/cxl/test/mem.c b/tools/testing/cxl/test/mem.c index 5e453aa2819b..30c56ff3e032 100644 --- a/tools/testing/cxl/test/mem.c +++ b/tools/testing/cxl/test/mem.c @@ -20,6 +20,7 @@ #define FW_SLOTS 3 #define DEV_SIZE SZ_2G #define EFFECT(x) (1U << x) +#define BASE_DYNAMIC_CAP_DPA DEV_SIZE =20 #define MOCK_INJECT_DEV_MAX 8 #define MOCK_INJECT_TEST_MAX 128 @@ -97,6 +98,22 @@ static struct cxl_cel_entry mock_cel[] =3D { EFFECT(SECURITY_CHANGE_IMMEDIATE) | EFFECT(BACKGROUND_OP)), }, + { + .opcode =3D cpu_to_le16(CXL_MBOX_OP_GET_DC_CONFIG), + .effect =3D CXL_CMD_EFFECT_NONE, + }, + { + .opcode =3D cpu_to_le16(CXL_MBOX_OP_GET_DC_EXTENT_LIST), + .effect =3D CXL_CMD_EFFECT_NONE, + }, + { + .opcode =3D cpu_to_le16(CXL_MBOX_OP_ADD_DC_RESPONSE), + .effect =3D cpu_to_le16(EFFECT(CONF_CHANGE_IMMEDIATE)), + }, + { + .opcode =3D cpu_to_le16(CXL_MBOX_OP_RELEASE_DC), + .effect =3D cpu_to_le16(EFFECT(CONF_CHANGE_IMMEDIATE)), + }, }; =20 /* See CXL 2.0 Table 181 Get Health Info Output Payload */ @@ -153,6 +170,7 @@ struct mock_event_store { u32 ev_status; }; =20 +#define NUM_MOCK_DC_REGIONS 2 struct cxl_mockmem_data { void *lsa; void *fw; @@ -169,6 +187,11 @@ struct cxl_mockmem_data { u8 event_buf[SZ_4K]; u64 timestamp; unsigned long sanitize_timeout; + struct cxl_dc_region_config dc_regions[NUM_MOCK_DC_REGIONS]; + u32 dc_ext_generation; + struct mutex ext_lock; + struct xarray dc_extents; + struct xarray dc_accepted_exts; }; =20 static struct mock_event_log *event_find_log(struct device *dev, int log_t= ype) @@ -568,6 +591,237 @@ static void cxl_mock_event_trigger(struct device *dev) cxl_mem_get_event_records(mdata->mds, mes->ev_status); } =20 +struct cxl_extent_data { + u64 dpa_start; + u64 length; + u8 tag[CXL_EXTENT_TAG_LEN]; + bool shared; +}; + +static int __devm_add_extent(struct device *dev, struct xarray *array, + u64 start, u64 length, const char *tag, + bool shared) +{ + struct cxl_extent_data *extent; + + extent =3D devm_kzalloc(dev, sizeof(*extent), GFP_KERNEL); + if (!extent) + return -ENOMEM; + + extent->dpa_start =3D start; + extent->length =3D length; + memcpy(extent->tag, tag, min(sizeof(extent->tag), strlen(tag))); + extent->shared =3D shared; + + if (xa_insert(array, start, extent, GFP_KERNEL)) { + devm_kfree(dev, extent); + dev_err(dev, "Failed xarry insert %#llx\n", start); + return -EINVAL; + } + + return 0; +} + +static int devm_add_extent(struct device *dev, u64 start, u64 length, + const char *tag, bool shared) +{ + struct cxl_mockmem_data *mdata =3D dev_get_drvdata(dev); + + guard(mutex)(&mdata->ext_lock); + return __devm_add_extent(dev, &mdata->dc_extents, start, length, tag, + shared); +} + +/* It is known that ext and the new range are not equal */ +static struct cxl_extent_data * +split_ext(struct device *dev, struct xarray *array, + struct cxl_extent_data *ext, u64 start, u64 length) +{ + u64 new_start, new_length; + + if (ext->dpa_start =3D=3D start) { + new_start =3D start + length; + new_length =3D (ext->dpa_start + ext->length) - new_start; + + if (__devm_add_extent(dev, array, new_start, new_length, + ext->tag, false)) + return NULL; + + ext =3D xa_erase(array, ext->dpa_start); + if (__devm_add_extent(dev, array, start, length, ext->tag, + false)) + return NULL; + + return xa_load(array, start); + } + + /* ext->dpa_start !=3D start */ + + if (__devm_add_extent(dev, array, start, length, ext->tag, false)) + return NULL; + + new_start =3D ext->dpa_start; + new_length =3D start - ext->dpa_start; + + ext =3D xa_erase(array, ext->dpa_start); + if (__devm_add_extent(dev, array, new_start, new_length, ext->tag, + false)) + return NULL; + + return xa_load(array, start); +} + +/* + * Do not handle extents which are not inside a single extent sent to + * the host. + */ +static struct cxl_extent_data * +find_create_ext(struct device *dev, struct xarray *array, u64 start, u64 l= ength) +{ + struct cxl_extent_data *ext; + unsigned long index; + + xa_for_each(array, index, ext) { + u64 end =3D start + length; + + /* start < [ext) <=3D start */ + if (start < ext->dpa_start || + (ext->dpa_start + ext->length) <=3D start) + continue; + + if (end <=3D ext->dpa_start || + (ext->dpa_start + ext->length) < end) { + dev_err(dev, "Invalid range %#llx-%#llx\n", start, + end); + return NULL; + } + + break; + } + + if (!ext) + return NULL; + + if (start =3D=3D ext->dpa_start && length =3D=3D ext->length) + return ext; + + return split_ext(dev, array, ext, start, length); +} + +static int dc_accept_extent(struct device *dev, u64 start, u64 length) +{ + struct cxl_mockmem_data *mdata =3D dev_get_drvdata(dev); + struct cxl_extent_data *ext; + + dev_dbg(dev, "Host accepting extent %#llx\n", start); + mdata->dc_ext_generation++; + + guard(mutex)(&mdata->ext_lock); + ext =3D find_create_ext(dev, &mdata->dc_extents, start, length); + if (!ext) { + dev_err(dev, "Extent %#llx-%#llx not found\n", + start, start + length); + return -ENOMEM; + } + ext =3D xa_erase(&mdata->dc_extents, ext->dpa_start); + return xa_insert(&mdata->dc_accepted_exts, start, ext, GFP_KERNEL); +} + +static void release_dc_ext(void *md) +{ + struct cxl_mockmem_data *mdata =3D md; + + xa_destroy(&mdata->dc_extents); + xa_destroy(&mdata->dc_accepted_exts); +} + +/* Pretend to have some previous accepted extents */ +struct pre_ext_info { + u64 offset; + u64 length; +} pre_ext_info[] =3D { + { + .offset =3D SZ_128M, + .length =3D SZ_64M, + }, + { + .offset =3D SZ_256M, + .length =3D SZ_64M, + }, +}; + +static int inject_prev_extents(struct device *dev, u64 base_dpa) +{ + int rc; + + dev_dbg(dev, "Adding %ld pre-extents for testing\n", + ARRAY_SIZE(pre_ext_info)); + + for (int i =3D 0; i < ARRAY_SIZE(pre_ext_info); i++) { + u64 ext_dpa =3D base_dpa + pre_ext_info[i].offset; + u64 ext_len =3D pre_ext_info[i].length; + + dev_dbg(dev, "Adding pre-extent DPA:%#llx LEN:%#llx\n", + ext_dpa, ext_len); + + rc =3D devm_add_extent(dev, ext_dpa, ext_len, "", false); + if (rc) { + dev_err(dev, "Failed to add pre-extent DPA:%#llx LEN:%#llx; %d\n", + ext_dpa, ext_len, rc); + return rc; + } + + rc =3D dc_accept_extent(dev, ext_dpa, ext_len); + if (rc) + return rc; + } + return 0; +} + +static int cxl_mock_dc_region_setup(struct device *dev) +{ + struct cxl_mockmem_data *mdata =3D dev_get_drvdata(dev); + u64 base_dpa =3D BASE_DYNAMIC_CAP_DPA; + u32 dsmad_handle =3D 0xFADE; + u64 decode_length =3D SZ_512M; + u64 block_size =3D SZ_512; + u64 length =3D SZ_512M; + int rc; + + mutex_init(&mdata->ext_lock); + xa_init(&mdata->dc_extents); + xa_init(&mdata->dc_accepted_exts); + + rc =3D devm_add_action_or_reset(dev, release_dc_ext, mdata); + if (rc) + return rc; + + for (int i =3D 0; i < NUM_MOCK_DC_REGIONS; i++) { + struct cxl_dc_region_config *conf =3D &mdata->dc_regions[i]; + + dev_dbg(dev, "Creating DC region DC%d DPA:%#llx LEN:%#llx\n", + i, base_dpa, length); + + conf->region_base =3D cpu_to_le64(base_dpa); + conf->region_decode_length =3D cpu_to_le64(decode_length / + CXL_CAPACITY_MULTIPLIER); + conf->region_length =3D cpu_to_le64(length); + conf->region_block_size =3D cpu_to_le64(block_size); + conf->region_dsmad_handle =3D cpu_to_le32(dsmad_handle); + dsmad_handle++; + + rc =3D inject_prev_extents(dev, base_dpa); + if (rc) { + dev_err(dev, "Failed to add pre-extents for DC%d\n", i); + return rc; + } + + base_dpa +=3D decode_length; + } + + return 0; +} + static int mock_gsl(struct cxl_mbox_cmd *cmd) { if (cmd->size_out < sizeof(mock_gsl_payload)) @@ -1383,6 +1637,175 @@ static int mock_activate_fw(struct cxl_mockmem_data= *mdata, return -EINVAL; } =20 +static int mock_get_dc_config(struct device *dev, + struct cxl_mbox_cmd *cmd) +{ + struct cxl_mbox_get_dc_config_in *dc_config =3D cmd->payload_in; + struct cxl_mockmem_data *mdata =3D dev_get_drvdata(dev); + u8 region_requested, region_start_idx, region_ret_cnt; + struct cxl_mbox_get_dc_config_out *resp; + int i; + + region_requested =3D min(dc_config->region_count, NUM_MOCK_DC_REGIONS); + + if (cmd->size_out < struct_size(resp, region, region_requested)) + return -EINVAL; + + memset(cmd->payload_out, 0, cmd->size_out); + resp =3D cmd->payload_out; + + region_start_idx =3D dc_config->start_region_index; + region_ret_cnt =3D 0; + for (i =3D 0; i < NUM_MOCK_DC_REGIONS; i++) { + if (i >=3D region_start_idx) { + memcpy(&resp->region[region_ret_cnt], + &mdata->dc_regions[i], + sizeof(resp->region[region_ret_cnt])); + region_ret_cnt++; + } + } + resp->avail_region_count =3D NUM_MOCK_DC_REGIONS; + resp->regions_returned =3D i; + + dev_dbg(dev, "Returning %d dc regions\n", region_ret_cnt); + return 0; +} + +static int mock_get_dc_extent_list(struct device *dev, + struct cxl_mbox_cmd *cmd) +{ + struct cxl_mbox_get_extent_out *resp =3D cmd->payload_out; + struct cxl_mockmem_data *mdata =3D dev_get_drvdata(dev); + struct cxl_mbox_get_extent_in *get =3D cmd->payload_in; + u32 total_avail =3D 0, total_ret =3D 0; + struct cxl_extent_data *ext; + u32 ext_count, start_idx; + unsigned long i; + + ext_count =3D le32_to_cpu(get->extent_cnt); + start_idx =3D le32_to_cpu(get->start_extent_index); + + memset(resp, 0, sizeof(*resp)); + + guard(mutex)(&mdata->ext_lock); + /* + * Total available needs to be calculated and returned regardless of + * how many can actually be returned. + */ + xa_for_each(&mdata->dc_accepted_exts, i, ext) + total_avail++; + + if (start_idx > total_avail) + return -EINVAL; + + xa_for_each(&mdata->dc_accepted_exts, i, ext) { + if (total_ret >=3D ext_count) + break; + + if (total_ret >=3D start_idx) { + resp->extent[total_ret].start_dpa =3D + cpu_to_le64(ext->dpa_start); + resp->extent[total_ret].length =3D + cpu_to_le64(ext->length); + memcpy(&resp->extent[total_ret].tag, ext->tag, + sizeof(resp->extent[total_ret])); + total_ret++; + } + } + + resp->returned_extent_count =3D cpu_to_le32(total_ret); + resp->total_extent_count =3D cpu_to_le32(total_avail); + resp->generation_num =3D cpu_to_le32(mdata->dc_ext_generation); + + dev_dbg(dev, "Returning %d extents of %d total\n", + total_ret, total_avail); + + return 0; +} + +static int mock_add_dc_response(struct device *dev, + struct cxl_mbox_cmd *cmd) +{ + struct cxl_mbox_dc_response *req =3D cmd->payload_in; + u32 list_size =3D le32_to_cpu(req->extent_list_size); + + for (int i =3D 0; i < list_size; i++) { + u64 start =3D le64_to_cpu(req->extent_list[i].dpa_start); + u64 length =3D le64_to_cpu(req->extent_list[i].length); + int rc; + + rc =3D dc_accept_extent(dev, start, length); + if (rc) + return rc; + } + + return 0; +} + +static void dc_delete_extent(struct device *dev, unsigned long long start, + unsigned long long length) +{ + struct cxl_mockmem_data *mdata =3D dev_get_drvdata(dev); + unsigned long long end =3D start + length; + struct cxl_extent_data *ext; + unsigned long index; + + dev_dbg(dev, "Deleting extent at %#llx len:%#llx\n", start, length); + + guard(mutex)(&mdata->ext_lock); + xa_for_each(&mdata->dc_extents, index, ext) { + u64 extent_end =3D ext->dpa_start + ext->length; + + /* + * Any extent which 'touches' the released delete range will be + * removed. + */ + if ((start <=3D ext->dpa_start && ext->dpa_start < end) || + (start <=3D extent_end && extent_end < end)) { + xa_erase(&mdata->dc_extents, ext->dpa_start); + } + } + + /* + * If the extent was accepted let it be for the host to drop + * later. + */ +} + +static int release_accepted_extent(struct device *dev, u64 start, u64 leng= th) +{ + struct cxl_mockmem_data *mdata =3D dev_get_drvdata(dev); + struct cxl_extent_data *ext; + + guard(mutex)(&mdata->ext_lock); + ext =3D find_create_ext(dev, &mdata->dc_accepted_exts, start, length); + if (!ext) { + dev_err(dev, "Extent %#llx not in accepted state\n", start); + return -EINVAL; + } + xa_erase(&mdata->dc_accepted_exts, ext->dpa_start); + mdata->dc_ext_generation++; + + return 0; +} + +static int mock_dc_release(struct device *dev, + struct cxl_mbox_cmd *cmd) +{ + struct cxl_mbox_dc_response *req =3D cmd->payload_in; + u32 list_size =3D le32_to_cpu(req->extent_list_size); + + for (int i =3D 0; i < list_size; i++) { + u64 start =3D le64_to_cpu(req->extent_list[i].dpa_start); + u64 length =3D le64_to_cpu(req->extent_list[i].length); + + dev_dbg(dev, "Extent %#llx released by host\n", start); + release_accepted_extent(dev, start, length); + } + + return 0; +} + static int cxl_mock_mbox_send(struct cxl_mailbox *cxl_mbox, struct cxl_mbox_cmd *cmd) { @@ -1468,6 +1891,18 @@ static int cxl_mock_mbox_send(struct cxl_mailbox *cx= l_mbox, case CXL_MBOX_OP_ACTIVATE_FW: rc =3D mock_activate_fw(mdata, cmd); break; + case CXL_MBOX_OP_GET_DC_CONFIG: + rc =3D mock_get_dc_config(dev, cmd); + break; + case CXL_MBOX_OP_GET_DC_EXTENT_LIST: + rc =3D mock_get_dc_extent_list(dev, cmd); + break; + case CXL_MBOX_OP_ADD_DC_RESPONSE: + rc =3D mock_add_dc_response(dev, cmd); + break; + case CXL_MBOX_OP_RELEASE_DC: + rc =3D mock_dc_release(dev, cmd); + break; default: break; } @@ -1538,6 +1973,10 @@ static int cxl_mock_mem_probe(struct platform_device= *pdev) return -ENOMEM; dev_set_drvdata(dev, mdata); =20 + rc =3D cxl_mock_dc_region_setup(dev); + if (rc) + return rc; + mdata->lsa =3D vmalloc(LSA_SIZE); if (!mdata->lsa) return -ENOMEM; @@ -1591,6 +2030,10 @@ static int cxl_mock_mem_probe(struct platform_device= *pdev) if (rc) return rc; =20 + rc =3D cxl_dev_dynamic_capacity_identify(mds); + if (rc) + return rc; + rc =3D cxl_mem_create_range_info(mds); if (rc) return rc; @@ -1703,14 +2146,261 @@ static ssize_t sanitize_timeout_store(struct devic= e *dev, =20 return count; } - static DEVICE_ATTR_RW(sanitize_timeout); =20 +/* Return if the proposed extent would break the test code */ +static bool new_extent_valid(struct device *dev, size_t new_start, + size_t new_len) +{ + struct cxl_mockmem_data *mdata =3D dev_get_drvdata(dev); + struct cxl_extent_data *extent; + size_t new_end, i; + + if (!new_len) + return false; + + new_end =3D new_start + new_len; + + dev_dbg(dev, "New extent %zx-%zx\n", new_start, new_end); + + guard(mutex)(&mdata->ext_lock); + dev_dbg(dev, "Checking extents starts...\n"); + xa_for_each(&mdata->dc_extents, i, extent) { + if (extent->dpa_start =3D=3D new_start) + return false; + } + + dev_dbg(dev, "Checking accepted extents starts...\n"); + xa_for_each(&mdata->dc_accepted_exts, i, extent) { + if (extent->dpa_start =3D=3D new_start) + return false; + } + + return true; +} + +struct cxl_test_dcd { + uuid_t id; + struct cxl_event_dcd rec; +} __packed; + +struct cxl_test_dcd dcd_event_rec_template =3D { + .id =3D CXL_EVENT_DC_EVENT_UUID, + .rec =3D { + .hdr =3D { + .length =3D sizeof(struct cxl_test_dcd), + }, + }, +}; + +static int log_dc_event(struct cxl_mockmem_data *mdata, enum dc_event type, + u64 start, u64 length, const char *tag_str, bool more) +{ + struct device *dev =3D mdata->mds->cxlds.dev; + struct cxl_test_dcd *dcd_event; + + dev_dbg(dev, "mock device log event %d\n", type); + + dcd_event =3D devm_kmemdup(dev, &dcd_event_rec_template, + sizeof(*dcd_event), GFP_KERNEL); + if (!dcd_event) + return -ENOMEM; + + dcd_event->rec.flags =3D 0; + if (more) + dcd_event->rec.flags |=3D CXL_DCD_EVENT_MORE; + dcd_event->rec.event_type =3D type; + dcd_event->rec.extent.start_dpa =3D cpu_to_le64(start); + dcd_event->rec.extent.length =3D cpu_to_le64(length); + memcpy(dcd_event->rec.extent.tag, tag_str, + min(sizeof(dcd_event->rec.extent.tag), + strlen(tag_str))); + + mes_add_event(mdata, CXL_EVENT_TYPE_DCD, + (struct cxl_event_record_raw *)dcd_event); + + /* Fake the irq */ + cxl_mem_get_event_records(mdata->mds, CXLDEV_EVENT_STATUS_DCD); + + return 0; +} + +/* + * Format :: + * + * start and length must be a multiple of the configured region block size. + * Tag can be any string up to 16 bytes. + * + * Extents must be exclusive of other extents + */ +static ssize_t __dc_inject_extent_store(struct device *dev, + struct device_attribute *attr, + const char *buf, size_t count, + bool shared) +{ + struct cxl_mockmem_data *mdata =3D dev_get_drvdata(dev); + unsigned long long start, length, more; + char *len_str, *tag_str, *more_str; + size_t buf_len =3D count; + int rc; + + char *start_str __free(kfree) =3D kstrdup(buf, GFP_KERNEL); + if (!start_str) + return -ENOMEM; + + len_str =3D strnchr(start_str, buf_len, ':'); + if (!len_str) { + dev_err(dev, "Extent failed to find len_str: %s\n", start_str); + return -EINVAL; + } + + *len_str =3D '\0'; + len_str +=3D 1; + buf_len -=3D strlen(start_str); + + tag_str =3D strnchr(len_str, buf_len, ':'); + if (!tag_str) { + dev_err(dev, "Extent failed to find tag_str: %s\n", len_str); + return -EINVAL; + } + *tag_str =3D '\0'; + tag_str +=3D 1; + + more_str =3D strnchr(tag_str, buf_len, ':'); + if (!more_str) { + dev_err(dev, "Extent failed to find more_str: %s\n", tag_str); + return -EINVAL; + } + *more_str =3D '\0'; + more_str +=3D 1; + + if (kstrtoull(start_str, 0, &start)) { + dev_err(dev, "Extent failed to parse start: %s\n", start_str); + return -EINVAL; + } + + if (kstrtoull(len_str, 0, &length)) { + dev_err(dev, "Extent failed to parse length: %s\n", len_str); + return -EINVAL; + } + + if (kstrtoull(more_str, 0, &more)) { + dev_err(dev, "Extent failed to parse more: %s\n", more_str); + return -EINVAL; + } + + if (!new_extent_valid(dev, start, length)) + return -EINVAL; + + rc =3D devm_add_extent(dev, start, length, tag_str, shared); + if (rc) { + dev_err(dev, "Failed to add extent DPA:%#llx LEN:%#llx; %d\n", + start, length, rc); + return rc; + } + + rc =3D log_dc_event(mdata, DCD_ADD_CAPACITY, start, length, tag_str, more= ); + if (rc) { + dev_err(dev, "Failed to add event %d\n", rc); + return rc; + } + + return count; +} + +static ssize_t dc_inject_extent_store(struct device *dev, + struct device_attribute *attr, + const char *buf, size_t count) +{ + return __dc_inject_extent_store(dev, attr, buf, count, false); +} +static DEVICE_ATTR_WO(dc_inject_extent); + +static ssize_t dc_inject_shared_extent_store(struct device *dev, + struct device_attribute *attr, + const char *buf, size_t count) +{ + return __dc_inject_extent_store(dev, attr, buf, count, true); +} +static DEVICE_ATTR_WO(dc_inject_shared_extent); + +static ssize_t __dc_del_extent_store(struct device *dev, + struct device_attribute *attr, + const char *buf, size_t count, + enum dc_event type) +{ + struct cxl_mockmem_data *mdata =3D dev_get_drvdata(dev); + unsigned long long start, length; + char *len_str; + int rc; + + char *start_str __free(kfree) =3D kstrdup(buf, GFP_KERNEL); + if (!start_str) + return -ENOMEM; + + len_str =3D strnchr(start_str, count, ':'); + if (!len_str) { + dev_err(dev, "Failed to find len_str: %s\n", start_str); + return -EINVAL; + } + *len_str =3D '\0'; + len_str +=3D 1; + + if (kstrtoull(start_str, 0, &start)) { + dev_err(dev, "Failed to parse start: %s\n", start_str); + return -EINVAL; + } + + if (kstrtoull(len_str, 0, &length)) { + dev_err(dev, "Failed to parse length: %s\n", len_str); + return -EINVAL; + } + + dc_delete_extent(dev, start, length); + + if (type =3D=3D DCD_FORCED_CAPACITY_RELEASE) + dev_dbg(dev, "Forcing delete of extent %#llx len:%#llx\n", + start, length); + + rc =3D log_dc_event(mdata, type, start, length, "", false); + if (rc) { + dev_err(dev, "Failed to add event %d\n", rc); + return rc; + } + + return count; +} + +/* + * Format : + */ +static ssize_t dc_del_extent_store(struct device *dev, + struct device_attribute *attr, + const char *buf, size_t count) +{ + return __dc_del_extent_store(dev, attr, buf, count, + DCD_RELEASE_CAPACITY); +} +static DEVICE_ATTR_WO(dc_del_extent); + +static ssize_t dc_force_del_extent_store(struct device *dev, + struct device_attribute *attr, + const char *buf, size_t count) +{ + return __dc_del_extent_store(dev, attr, buf, count, + DCD_FORCED_CAPACITY_RELEASE); +} +static DEVICE_ATTR_WO(dc_force_del_extent); + static struct attribute *cxl_mock_mem_attrs[] =3D { &dev_attr_security_lock.attr, &dev_attr_event_trigger.attr, &dev_attr_fw_buf_checksum.attr, &dev_attr_sanitize_timeout.attr, + &dev_attr_dc_inject_extent.attr, + &dev_attr_dc_inject_shared_extent.attr, + &dev_attr_dc_del_extent.attr, + &dev_attr_dc_force_del_extent.attr, NULL }; ATTRIBUTE_GROUPS(cxl_mock_mem); --=20 2.46.0