From nobody Thu Nov 28 04:37:39 2024 Received: from mail-pj1-f50.google.com (mail-pj1-f50.google.com [209.85.216.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2C7EC13D28F for ; Fri, 4 Oct 2024 08:12:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728029571; cv=none; b=mxpKPvKwQyuvWGvBrsl52aQxvM0xR/fPq9lNC8zvSzGOq7nHpR5gqG4yVIOdYHgNaR9QrU6rri9j2PdgDiOSnCktRwLViOY58SulAG12AR/GK/DY73v+LVSNoTSuphibb0AJHaQib1DnTLhVfIBSa9CsVdB50EosSM39EnTbdOA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728029571; c=relaxed/simple; bh=2FE5Szrtx2z+QOK/4TmvKwIbSBj3Q+NVD/05cUMaC3I=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Qn4Iq9jzwN5nEKfNRna2d78O/Cbrf/5Mi2Lk0s3500dLrpf4TDD6G2sj/9Kn1OVMfa5JXqrqyGzlOS/0bXWtpSqoVRCIZ45tcLOJmtOPlp5ShpK7Jm2ociHSpTwOtwKjfq22HlpXgF/IT1lDVsk3qxNy5QMfhgHdMOF06lS4Tjw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=chromium.org; spf=pass smtp.mailfrom=chromium.org; dkim=pass (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b=LmeB0Dk7; arc=none smtp.client-ip=209.85.216.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=chromium.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=chromium.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b="LmeB0Dk7" Received: by mail-pj1-f50.google.com with SMTP id 98e67ed59e1d1-2e0b0142bbfso2094694a91.1 for ; Fri, 04 Oct 2024 01:12:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; t=1728029568; x=1728634368; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=8gil00WTRUs28RjwOxxPhf1SQACB/MVsyKZW95qYNQ4=; b=LmeB0Dk7Uelv18Fa05kmyhREI5GaJ4zazzEXAJioIPGE1I0kte5XInJHnk8SjOvVk5 qYeC4BJvAlCFAXpNlAmZyis1dChFguXnwW79/3QU3yFOtrPlnfKBK+rV6IcZHQqr/3vc 0Z//qkEWXJ1DePesa/3aM9N2J+J96O1K6zS90= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1728029568; x=1728634368; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=8gil00WTRUs28RjwOxxPhf1SQACB/MVsyKZW95qYNQ4=; b=gHGVWnAZBUURgWeWiv7i9u52/BkuIIg8UxG7SaM6rOuNXSsZyJi1tH9FWs+b/wL8Ng SAoMLxnHwt+wCQvd2UAd5ImK5k0GBUWyRuxDwg3cLTQm44qSivIlT/eij6APTaWP9fDD bpSfF8sSs6YXCmWcY9F0jHylRHVKkKiCIszDoqhT0WGpUrnl/CeCeX7jrbmN8CLt8HWK 2d5wRDY1kyGHmAguJvWvgMpxUdyVPUS+IiYoZWu/UAQfHMtWV/vFl5bP9pMqBnbJ+t1C sqhkh9cCGmu12J6OpH+BGHmeRZk/MrMJDN6gusmLqi7l8AXGpyiC4jtk1aZR43p8f3h8 dABg== X-Forwarded-Encrypted: i=1; AJvYcCXEYqZ2rBniyp4zOAugTwrzq/Q6u2gpS3X1bFZv4FbqeyMHcZdSz9eU6s5NB4XQk9yL/7uPyWin73zXPQw=@vger.kernel.org X-Gm-Message-State: AOJu0YxY5KIPRAU+iQklXr6hPZRbUBzDbP2Cm9ShSVCOiw2Sj+BFo2mQ oyGIbme0eMlHbyKhTvufj0MTIM33HLwKfZqJZcMfPygTiZb/xUuRHsheJmafRA== X-Google-Smtp-Source: AGHT+IFn9dbv1FKSmefLnlaSAgdh6flAWmhvi+pxqutep67yPjijwY7klZoIY7dKHPFmh46np4cNkA== X-Received: by 2002:a17:90a:a004:b0:2c9:90fa:b9f8 with SMTP id 98e67ed59e1d1-2e1e5d62794mr2987730a91.10.1728029568545; Fri, 04 Oct 2024 01:12:48 -0700 (PDT) Received: from fshao-p620.tpe.corp.google.com ([2401:fa00:1:10:73bb:cecf:e651:2ce6]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-20beefad264sm19401305ad.205.2024.10.04.01.12.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 04 Oct 2024 01:12:48 -0700 (PDT) From: Fei Shao To: AngeloGioacchino Del Regno , Matthias Brugger Cc: Fei Shao , Conor Dooley , Krzysztof Kozlowski , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org Subject: [PATCH v3 1/9] arm64: dts: mediatek: mt8188: Assign GCE aliases Date: Fri, 4 Oct 2024 16:11:53 +0800 Message-ID: <20241004081218.55962-2-fshao@chromium.org> X-Mailer: git-send-email 2.47.0.rc0.187.ge670bccf7e-goog In-Reply-To: <20241004081218.55962-1-fshao@chromium.org> References: <20241004081218.55962-1-fshao@chromium.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Create and assign aliases for the MediaTek GCE mailboxes. Signed-off-by: Fei Shao Reviewed-by: AngeloGioacchino Del Regno --- (no changes since v1) arch/arm64/boot/dts/mediatek/mt8188.dtsi | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8188.dtsi b/arch/arm64/boot/dts= /mediatek/mt8188.dtsi index c02a93c1663f..e216a0b40b9e 100644 --- a/arch/arm64/boot/dts/mediatek/mt8188.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8188.dtsi @@ -23,6 +23,11 @@ / { #address-cells =3D <2>; #size-cells =3D <2>; =20 + aliases { + gce0 =3D &gce0; + gce1 =3D &gce1; + }; + cpus { #address-cells =3D <1>; #size-cells =3D <0>; --=20 2.47.0.rc0.187.ge670bccf7e-goog From nobody Thu Nov 28 04:37:39 2024 Received: from mail-pl1-f170.google.com (mail-pl1-f170.google.com [209.85.214.170]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D6BF213D2A9 for ; Fri, 4 Oct 2024 08:12:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.170 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728029573; cv=none; b=hJEqnEaIV3j2Pu8+vs5Cb1+wzrK8isrpfxfx2JQkBCuPsClxFbdJsv0ivais8vkfBoaqRrAACH6FB6WqmfK5jhu19qWZiz4fUDcI/zVZjjaVJBzR1rRPJOtUQKGkOS0mah6IOt0WGNgUABo6XJ/j6bB6yesBTX4+abH2itYS4Fk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728029573; c=relaxed/simple; bh=H1VJkOfMZE2T04HxxlpkY8dN0P5tJJDnmZJxfggidqg=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=fCn+/juhHS2PzMniQsWhCNdULmRYgp6Cnbs2+Vai+7dydpop9+fW9qbx1b33gRcEUI0IwGnoIbA9hwJsVEUwUakW1aQNlOY1VVMJTwmmHTyh7gVOxLKAQNE2hLaU+uQABsnCfzEB9e6jUcYajxLPTrY/15vxK7voeRrRLGzzo1c= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=chromium.org; spf=pass smtp.mailfrom=chromium.org; dkim=pass (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b=NAjYK6iV; arc=none smtp.client-ip=209.85.214.170 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=chromium.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=chromium.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b="NAjYK6iV" Received: by mail-pl1-f170.google.com with SMTP id d9443c01a7336-20b9b35c7c3so18595745ad.3 for ; Fri, 04 Oct 2024 01:12:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; t=1728029571; x=1728634371; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=51XTVsZzEt4mq71MSs0yqggO8rkXWZxGhVvPUO2dS4I=; b=NAjYK6iVVLFEQ4gGSZ9IYFzUOj4/F7KzKd/FOz6DRBbckLpVyEzjhUvh+NIYOnd7Gh lIy/95EJYhFornWJrNMo2tvzE5r/hPUUKw+ZmDeBEviAewUcXtPzgqQAR8yUoMN4wide YdJY3v5sUk1B8JJnm9TD+xTbZEL3jbTcXqpiM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1728029571; x=1728634371; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=51XTVsZzEt4mq71MSs0yqggO8rkXWZxGhVvPUO2dS4I=; b=rDCKELiS2XdSeqnQVuIE2Lp/bgB46JYiVEr3WsF6YjMLRfsPOV9q7C0D9VvdumQKn7 a9YYrZQ0Q8EWdq+YnhbTNcWBArfzf9OGHiqyAqPQfl4bbeOWjThxsX7vq3nctrIAT0hv OxQHj+GGl/FkM6hs6YsWpW4nPrWEtGd9invHezsp88qSYPVSgPaQHmLPkQGONDEbr1Ai LwBVYwqONBkDn4k92Rq/Y+31OFWCA6htcDt4n3Idkxzlv36BuF3DjDvDEmqL53HRnQY+ 2wlOnO5589jURJApMRLy/w8tChZ6mPh7JMhSFBCYt1pPhulgzfbgrte/A5fRStRsH2Z7 e4iQ== X-Forwarded-Encrypted: i=1; AJvYcCUnve1JTIw6d4li8LrfDkBGrZ3pzIUf81x7a/+55qOBO1QDrRMtKsGAGrPpKiR2oZ9LpAdJT21u4L1haMA=@vger.kernel.org X-Gm-Message-State: AOJu0YznPGswci2yByqZacuRmGi3HyOLQ9FZ+cYAkodIDLUT6ElPee9q mAIR0qWqsvEZvYKP0/5PzKx4mQZuaU7YfFv+Xfx1Ylznp9i9K6ZRFP4qY9V8Jg== X-Google-Smtp-Source: AGHT+IFyMA3M/DNWq/zKUz0UfhJqSPFA7wlM693F6oloupjh2iNEoH5dRNi6WQAnKOnmbqg42ucsIA== X-Received: by 2002:a17:903:32cc:b0:20b:a9f3:7996 with SMTP id d9443c01a7336-20bff17b269mr28842715ad.51.1728029571249; Fri, 04 Oct 2024 01:12:51 -0700 (PDT) Received: from fshao-p620.tpe.corp.google.com ([2401:fa00:1:10:73bb:cecf:e651:2ce6]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-20beefad264sm19401305ad.205.2024.10.04.01.12.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 04 Oct 2024 01:12:50 -0700 (PDT) From: Fei Shao To: AngeloGioacchino Del Regno , Matthias Brugger Cc: Fei Shao , Macpaul Lin , Conor Dooley , Krzysztof Kozlowski , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org Subject: [PATCH v3 2/9] arm64: dts: mediatek: mt8188: Add PCIe nodes Date: Fri, 4 Oct 2024 16:11:54 +0800 Message-ID: <20241004081218.55962-3-fshao@chromium.org> X-Mailer: git-send-email 2.47.0.rc0.187.ge670bccf7e-goog In-Reply-To: <20241004081218.55962-1-fshao@chromium.org> References: <20241004081218.55962-1-fshao@chromium.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add PCIe node and the associated PHY node. Individual board device tree should enable the nodes as needed. Reviewed-by: Macpaul Lin Signed-off-by: Fei Shao Reviewed-by: AngeloGioacchino Del Regno --- (no changes since v2) Changes in v2: - add linux,pci-domain to PCIe node - add power domain to PCIe PHY node The binding patch: https://lore.kernel.org/all/20240926101804.22471-1-macpaul.lin@mediatek.c= om/ arch/arm64/boot/dts/mediatek/mt8188.dtsi | 64 ++++++++++++++++++++++++ 1 file changed, 64 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8188.dtsi b/arch/arm64/boot/dts= /mediatek/mt8188.dtsi index e216a0b40b9e..3cc00a898cc9 100644 --- a/arch/arm64/boot/dts/mediatek/mt8188.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8188.dtsi @@ -1766,6 +1766,54 @@ xhci0: usb@112b0000 { status =3D "disabled"; }; =20 + pcie: pcie@112f0000 { + compatible =3D "mediatek,mt8188-pcie", "mediatek,mt8192-pcie"; + reg =3D <0 0x112f0000 0 0x2000>; + reg-names =3D "pcie-mac"; + ranges =3D <0x82000000 0 0x20000000 0 0x20000000 0 0x4000000>; + bus-range =3D <0 0xff>; + device_type =3D "pci"; + linux,pci-domain =3D <0>; + #address-cells =3D <3>; + #size-cells =3D <2>; + + clocks =3D <&infracfg_ao CLK_INFRA_AO_PCIE_PL_P_250M_P0>, + <&infracfg_ao CLK_INFRA_AO_PCIE_TL_26M>, + <&infracfg_ao CLK_INFRA_AO_PCIE_TL_96M>, + <&infracfg_ao CLK_INFRA_AO_PCIE_TL_32K>, + <&infracfg_ao CLK_INFRA_AO_PCIE_PERI_26M>, + <&pericfg_ao CLK_PERI_AO_PCIE_P0_FMEM>; + clock-names =3D "pl_250m", "tl_26m", "tl_96m", "tl_32k", + "peri_26m", "peri_mem"; + + #interrupt-cells =3D <1>; + interrupts =3D ; + interrupt-map =3D <0 0 0 1 &pcie_intc 0>, + <0 0 0 2 &pcie_intc 1>, + <0 0 0 3 &pcie_intc 2>, + <0 0 0 4 &pcie_intc 3>; + interrupt-map-mask =3D <0 0 0 7>; + + iommu-map =3D <0 &infra_iommu IFR_IOMMU_PORT_PCIE_0 0xffff>; + iommu-map-mask =3D <0>; + + phys =3D <&pcieport PHY_TYPE_PCIE>; + phy-names =3D "pcie-phy"; + + power-domains =3D <&spm MT8188_POWER_DOMAIN_PEXTP_MAC_P0>; + + resets =3D <&watchdog MT8188_TOPRGU_PCIE_SW_RST>; + reset-names =3D "mac"; + + status =3D "disabled"; + + pcie_intc: interrupt-controller { + #address-cells =3D <0>; + #interrupt-cells =3D <1>; + interrupt-controller; + }; + }; + nor_flash: spi@1132c000 { compatible =3D "mediatek,mt8188-nor", "mediatek,mt8186-nor"; reg =3D <0 0x1132c000 0 0x1000>; @@ -1780,6 +1828,22 @@ nor_flash: spi@1132c000 { status =3D "disabled"; }; =20 + pciephy: t-phy@11c20700 { + compatible =3D "mediatek,mt8188-tphy", "mediatek,generic-tphy-v3"; + ranges =3D <0 0 0x11c20700 0x700>; + #address-cells =3D <1>; + #size-cells =3D <1>; + power-domains =3D <&spm MT8188_POWER_DOMAIN_PEXTP_PHY_TOP>; + status =3D "disabled"; + + pcieport: pcie-phy@0 { + reg =3D <0 0x700>; + clocks =3D <&topckgen CLK_TOP_CFGREG_F_PCIE_PHY_REF>; + clock-names =3D "ref"; + #phy-cells =3D <1>; + }; + }; + i2c1: i2c@11e00000 { compatible =3D "mediatek,mt8188-i2c"; reg =3D <0 0x11e00000 0 0x1000>, --=20 2.47.0.rc0.187.ge670bccf7e-goog From nobody Thu Nov 28 04:37:39 2024 Received: from mail-pl1-f171.google.com (mail-pl1-f171.google.com [209.85.214.171]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B110B142E83 for ; Fri, 4 Oct 2024 08:12:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.171 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728029576; cv=none; b=K6Vp0J6qK++yps8bmaKy7T2a81d8i9USpb6JtZOmVDIha7O54yoPrOIL0SEU7V0GM6U5/dGvYh6++n/kVB0q4LWjxbQz1hXQa60q9lp8P2grPdMb+gp8cPK9lMzTP4TIsdHaLKN5D7Qjrcg/hPcQaLzLmwL4DQHkITeYCgZBx08= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728029576; c=relaxed/simple; bh=ktyNSJEmZrFqLacRbYRrGLXVnOKksih9fHzTLW7sVes=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=lNPTpBa3dJnNzONIplU0lTlbnEtXoRxLS5Q3GBePTc8qt5C01lHYpqlFJIX2UNmPTY8ols8tQ8NK+ryFHqhesWRubnyifjyMVWhER5nH0QWjgyf6+c8rTepyizIY6IQ8hvCA2Y7q0+3Vka6hEyOqLLFBGI3Cr4LQvrcYaBqbOmo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=chromium.org; spf=pass smtp.mailfrom=chromium.org; dkim=pass (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b=BHsG2S9v; arc=none smtp.client-ip=209.85.214.171 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=chromium.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=chromium.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b="BHsG2S9v" Received: by mail-pl1-f171.google.com with SMTP id d9443c01a7336-20ba8d92af9so13756325ad.3 for ; Fri, 04 Oct 2024 01:12:54 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; t=1728029574; x=1728634374; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=eVWeCDa6r/g+qpS30FWGjNuOpH4g9qcvSdYTe3L1GXw=; b=BHsG2S9vF6hw2bDuJLHFtrC9218ocGU4HTrigEv0xkP9PnbLJojpjcPdSk4dxJRuMu Nnx+NE2HallZNbYKN7MY/c8+01Bn3PbHGdOC8F2rNaZaDPyrig9mSdOPZk3+X/vHqsWA fo31cQQfilfuVtnPijj+UcQkfNIQuEtBY33uA= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1728029574; x=1728634374; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=eVWeCDa6r/g+qpS30FWGjNuOpH4g9qcvSdYTe3L1GXw=; b=ncYoAh7JmWGop8SUK+t46BdpDNhDm8JApvMD40hSu0IyxJL1ee0tJZ5swyUI3HTYzQ EZotCa1ei+qpB8KgmIrZV7oO05C3HZhBQw36PY69rNW0b2D+oKqrpWSc8WLQIamm1XCn cVig738cpgdSzAq3e8FwxKUSLBw9EqMSxSPdIh+mWaWoJbHCOeTwmjWgrW7elv7PCsr5 myenlCMaCKddjXVy5LODNzGzpCE60rcAjuI679qxehfolUoo0E6p/OpOqw68e6G3+n13 LENdy30E7DYcPlCz/SviYF9g9LRDoKnmEwpDmjNokVQ9iASTZEPgwOxjc/O22MeAEvyE v9DQ== X-Forwarded-Encrypted: i=1; AJvYcCWhBYNFVm8hRHNQSsxvJyb0cWQInOEdS6uoN91QHe2mj74U7XM5x3qpmXnXghmw6sQxjHFkspJ1XEz3C9Y=@vger.kernel.org X-Gm-Message-State: AOJu0YyakrxZ/X21ekZ88Pcz9qGDLOeU8Up5XJqUrXK+a8vOCzVX2RSW SOdYywORZ6VetBI3Jo9Vuqbz0U22fhEvD5F2SjsUe02OZx7vkZ24VZNMcL5UvA== X-Google-Smtp-Source: AGHT+IGP0jvF/5pSOypEO+vc/qNSUNVQ+HbJ9vh7v4FjbPL7yc7D1XiNikXcjrWfP5UtVy01MXm7SA== X-Received: by 2002:a17:902:ecc9:b0:20b:4f95:9325 with SMTP id d9443c01a7336-20bfdfb4cdbmr30094245ad.17.1728029573988; Fri, 04 Oct 2024 01:12:53 -0700 (PDT) Received: from fshao-p620.tpe.corp.google.com ([2401:fa00:1:10:73bb:cecf:e651:2ce6]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-20beefad264sm19401305ad.205.2024.10.04.01.12.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 04 Oct 2024 01:12:53 -0700 (PDT) From: Fei Shao To: AngeloGioacchino Del Regno , Matthias Brugger Cc: Fei Shao , Conor Dooley , Krzysztof Kozlowski , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org Subject: [PATCH v3 3/9] arm64: dts: mediatek: mt8188: Add MIPI DSI nodes Date: Fri, 4 Oct 2024 16:11:55 +0800 Message-ID: <20241004081218.55962-4-fshao@chromium.org> X-Mailer: git-send-email 2.47.0.rc0.187.ge670bccf7e-goog In-Reply-To: <20241004081218.55962-1-fshao@chromium.org> References: <20241004081218.55962-1-fshao@chromium.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add two MIPI DSI nodes and the associated PHY nodes to support DSI panels. Individual board device tree should enable the nodes as needed. Signed-off-by: Fei Shao Reviewed-by: AngeloGioacchino Del Regno --- Changes in v3: - add the secondary MIPI DSI arch/arm64/boot/dts/mediatek/mt8188.dtsi | 51 ++++++++++++++++++++++++ 1 file changed, 51 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8188.dtsi b/arch/arm64/boot/dts= /mediatek/mt8188.dtsi index 3cc00a898cc9..d39940ed6f5c 100644 --- a/arch/arm64/boot/dts/mediatek/mt8188.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8188.dtsi @@ -1844,6 +1844,26 @@ pcieport: pcie-phy@0 { }; }; =20 + mipi_tx_config0: dsi-phy@11c80000 { + compatible =3D "mediatek,mt8188-mipi-tx", "mediatek,mt8183-mipi-tx"; + reg =3D <0 0x11c80000 0 0x1000>; + clocks =3D <&clk26m>; + clock-output-names =3D "mipi_tx0_pll"; + #clock-cells =3D <0>; + #phy-cells =3D <0>; + status =3D "disabled"; + }; + + mipi_tx_config1: dsi-phy@11c90000 { + compatible =3D "mediatek,mt8188-mipi-tx", "mediatek,mt8183-mipi-tx"; + reg =3D <0 0x11c90000 0 0x1000>; + clocks =3D <&clk26m>; + clock-output-names =3D "mipi_tx0_pll"; + #clock-cells =3D <0>; + #phy-cells =3D <0>; + status =3D "disabled"; + }; + i2c1: i2c@11e00000 { compatible =3D "mediatek,mt8188-i2c"; reg =3D <0 0x11e00000 0 0x1000>, @@ -2229,10 +2249,41 @@ larb19: smi@1a010000 { mediatek,smi =3D <&vdo_smi_common>; }; =20 + disp_dsi0: dsi@1c008000 { + compatible =3D "mediatek,mt8188-dsi"; + reg =3D <0 0x1c008000 0 0x1000>; + clocks =3D <&vdosys0 CLK_VDO0_DSI0>, + <&vdosys0 CLK_VDO0_DSI0_DSI>, + <&mipi_tx_config0>; + clock-names =3D "engine", "digital", "hs"; + interrupts =3D ; + phys =3D <&mipi_tx_config0>; + phy-names =3D "dphy"; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS0>; + resets =3D <&vdosys0 MT8188_VDO0_RST_DSI0>; + status =3D "disabled"; + }; + + disp_dsi1: dsi@1c012000 { + compatible =3D "mediatek,mt8188-dsi"; + reg =3D <0 0x1c012000 0 0x1000>; + clocks =3D <&vdosys0 CLK_VDO0_DSI1>, + <&vdosys0 CLK_VDO0_DSI1_DSI>, + <&mipi_tx_config1>; + clock-names =3D "engine", "digital", "hs"; + interrupts =3D ; + phys =3D <&mipi_tx_config1>; + phy-names =3D "dphy"; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS0>; + resets =3D <&vdosys0 MT8188_VDO0_RST_DSI1>; + status =3D "disabled"; + }; + vdosys0: syscon@1c01d000 { compatible =3D "mediatek,mt8188-vdosys0", "syscon"; reg =3D <0 0x1c01d000 0 0x1000>; #clock-cells =3D <1>; + #reset-cells =3D <1>; mboxes =3D <&gce0 0 CMDQ_THR_PRIO_4>; mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c01XXXX 0xd000 0x1000>; }; --=20 2.47.0.rc0.187.ge670bccf7e-goog From nobody Thu Nov 28 04:37:39 2024 Received: from mail-pl1-f176.google.com (mail-pl1-f176.google.com [209.85.214.176]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 79B3C145336 for ; Fri, 4 Oct 2024 08:12:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.176 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728029579; cv=none; b=u8Yitt7rnRXsEFrwhd3UR0yjXJSzKZO4mnVvQJJyZBMntPZdQ2iOflxa5TBRNHcCSVHalJhkm54fUdFCI8W33I71yRKZEjZVZDcXZY1WJ8q1/R2xQSYvx/Rqj7BE8jysDOzZjN69i5nl+r/swfCWaw+6XPTuH6t713meX8IXfJA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728029579; c=relaxed/simple; bh=oZFTAG6lDI9lg40xZBURgNdD7hUBbVyQ+nrJ2VEi5e4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=R4iWVRn8QXOwzLnaHZeV8g8mbHYYZ1kueOraJX/iKoFYQTcrYFCi3Jzt6vnQhyZ18UOMdav7Qr1ISYUa6yK18veT4L3DbjgKHSw0GyQq8EOtDewsYdGJVlLjtzM/RyQyldif5HJgdYtbypee87JCxgQSaIEqcyqD2fK/RJS8HSQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=chromium.org; spf=pass smtp.mailfrom=chromium.org; dkim=pass (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b=X8+rmPGr; arc=none smtp.client-ip=209.85.214.176 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=chromium.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=chromium.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b="X8+rmPGr" Received: by mail-pl1-f176.google.com with SMTP id d9443c01a7336-20b64584fd4so18066995ad.1 for ; Fri, 04 Oct 2024 01:12:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; t=1728029577; x=1728634377; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=A9Y5BBz/AMy1C39cpZcaU1QFTTwbKgNIYIKdfEI0/z0=; b=X8+rmPGrvcm3NE5ydt7l3lkwGMnUd+ute0dGJedtAx9//DlfOEKRHfhQE+bKNLRv4s Ya22wYzT7x+komj5KP1ZUPFYpeo9ZYHzRG7TWIY7vlRud9Y9aDfon5Bav/mflfc8Vkof x+QlLzBhZ3l9TCxjtoDdWMzH/MNKeIT83LYh4= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1728029577; x=1728634377; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=A9Y5BBz/AMy1C39cpZcaU1QFTTwbKgNIYIKdfEI0/z0=; b=hwXH9Rm/UwvLqdpE+Ze6v03cZl9Ttpbn/ZuQ77ZpkTKev2x5pYnxPFrtvug9kpRvh1 K/r4QpJNe0OGFIWHxiWjyHSgo6cLtew609xqDM1OsL/HGSsUu9VlHgieuTNEVbke3pKf OfmuWJvvVSXaWT4/tBEj++A0UUt+rm8woDR3ENbZXwBInkfJuxwQmaEzKzToE5OldlGo 0BMh+NZJBcAqjKeCmwN0yI+L34j/zkNFGx2vPZFLOxQSQ/X2reLTYfqBIfLA9/QT4Cdn dqjuDPHbMFOrDmpF939ykzW3x9AXBeofM9qIUv2CK3uQeFcoeOpKDKR+ZVxl+OxQNufK j32w== X-Forwarded-Encrypted: i=1; AJvYcCVrYkMM1PpMmFouFu8Tz68BAEBs3o7nPv7ZTDemiIm2Yz+Lc7H9EnpN2fMyShv1vXsyg1oXyjPIwLsBhUo=@vger.kernel.org X-Gm-Message-State: AOJu0YyE9vZOs8RgG+B+iULoYoHwDMigUuDqsx5y2YvulLChDZp9wtA2 jdm5sB+EIB6rpqI0KaxXMxbc04ZXYSXSPheItwW0sFPGiy96skVoJ5lx7x5KQg== X-Google-Smtp-Source: AGHT+IFFL+xgmMgpwjPIMHZbqjcE9gF5N+ymzlSutBv/A9q8eic7+p3jY6kxs1URdAFCMFiCsPOt1g== X-Received: by 2002:a17:903:2452:b0:205:6552:1099 with SMTP id d9443c01a7336-20bfe022cd9mr20180335ad.8.1728029576897; Fri, 04 Oct 2024 01:12:56 -0700 (PDT) Received: from fshao-p620.tpe.corp.google.com ([2401:fa00:1:10:73bb:cecf:e651:2ce6]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-20beefad264sm19401305ad.205.2024.10.04.01.12.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 04 Oct 2024 01:12:56 -0700 (PDT) From: Fei Shao To: AngeloGioacchino Del Regno , Matthias Brugger Cc: Fei Shao , Conor Dooley , Krzysztof Kozlowski , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org Subject: [PATCH v3 4/9] arm64: dts: mediatek: mt8188: Add video decoder and encoder nodes Date: Fri, 4 Oct 2024 16:11:56 +0800 Message-ID: <20241004081218.55962-5-fshao@chromium.org> X-Mailer: git-send-email 2.47.0.rc0.187.ge670bccf7e-goog In-Reply-To: <20241004081218.55962-1-fshao@chromium.org> References: <20241004081218.55962-1-fshao@chromium.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add video decoder and encoder nodes for hardware-accelerated video decoding and encoding support. Signed-off-by: Fei Shao Reviewed-by: AngeloGioacchino Del Regno --- (no changes since v1) arch/arm64/boot/dts/mediatek/mt8188.dtsi | 83 ++++++++++++++++++++++++ 1 file changed, 83 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8188.dtsi b/arch/arm64/boot/dts= /mediatek/mt8188.dtsi index d39940ed6f5c..bb07d2629e08 100644 --- a/arch/arm64/boot/dts/mediatek/mt8188.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8188.dtsi @@ -2198,6 +2198,64 @@ ccusys: clock-controller@17200000 { #clock-cells =3D <1>; }; =20 + video_decoder: video-decoder@18000000 { + compatible =3D "mediatek,mt8188-vcodec-dec"; + reg =3D <0 0x18000000 0 0x1000>, <0 0x18004000 0 0x1000>; + ranges =3D <0 0 0 0x18000000 0 0x26000>; + iommus =3D <&vpp_iommu M4U_PORT_L23_HW_VDEC_UFO_ENC_EXT>; + #address-cells =3D <2>; + #size-cells =3D <2>; + mediatek,scp =3D <&scp>; + + video-codec@10000 { + compatible =3D "mediatek,mtk-vcodec-lat"; + reg =3D <0 0x10000 0 0x800>; + assigned-clocks =3D <&topckgen CLK_TOP_VDEC>; + assigned-clock-parents =3D <&topckgen CLK_TOP_UNIVPLL_D6>; + clocks =3D <&topckgen CLK_TOP_VDEC>, + <&vdecsys_soc CLK_VDEC1_SOC_VDEC>, + <&vdecsys_soc CLK_VDEC1_SOC_LAT>, + <&topckgen CLK_TOP_UNIVPLL_D6>; + clock-names =3D "sel", "vdec", "lat", "top"; + interrupts =3D ; + iommus =3D <&vpp_iommu M4U_PORT_L23_HW_VDEC_LAT0_VLD_EXT>, + <&vpp_iommu M4U_PORT_L23_HW_VDEC_LAT0_VLD2_EXT>, + <&vpp_iommu M4U_PORT_L23_HW_VDEC_LAT0_AVC_MV_EXT>, + <&vpp_iommu M4U_PORT_L23_HW_VDEC_LAT0_PRED_RD_EXT>, + <&vpp_iommu M4U_PORT_L23_HW_VDEC_LAT0_TILE_EXT>, + <&vpp_iommu M4U_PORT_L23_HW_VDEC_LAT0_WDMA_EXT>, + <&vpp_iommu M4U_PORT_L23_HW_VDEC_UFO_ENC_EXT>, + <&vpp_iommu M4U_PORT_L23_HW_VDEC_UFO_ENC_EXT_C>, + <&vpp_iommu M4U_PORT_L23_HW_VDEC_MC_EXT_C>; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDEC0>; + }; + + video-codec@25000 { + compatible =3D "mediatek,mtk-vcodec-core"; + reg =3D <0 0x25000 0 0x1000>; + assigned-clocks =3D <&topckgen CLK_TOP_VDEC>; + assigned-clock-parents =3D <&topckgen CLK_TOP_UNIVPLL_D6>; + clocks =3D <&topckgen CLK_TOP_VDEC>, + <&vdecsys CLK_VDEC2_VDEC>, + <&vdecsys CLK_VDEC2_LAT>, + <&topckgen CLK_TOP_UNIVPLL_D6>; + clock-names =3D "sel", "vdec", "lat", "top"; + interrupts =3D ; + iommus =3D <&vdo_iommu M4U_PORT_L21_HW_VDEC_MC_EXT>, + <&vdo_iommu M4U_PORT_L21_HW_VDEC_UFO_EXT>, + <&vdo_iommu M4U_PORT_L21_HW_VDEC_PP_EXT>, + <&vdo_iommu M4U_PORT_L21_HW_VDEC_PRED_RD_EXT>, + <&vdo_iommu M4U_PORT_L21_HW_VDEC_PRED_WR_EXT>, + <&vdo_iommu M4U_PORT_L21_HW_VDEC_PPWRAP_EXT>, + <&vdo_iommu M4U_PORT_L21_HW_VDEC_TILE_EXT>, + <&vdo_iommu M4U_PORT_L21_HW_VDEC_VLD_EXT>, + <&vdo_iommu M4U_PORT_L21_HW_VDEC_VLD2_EXT>, + <&vdo_iommu M4U_PORT_L21_HW_VDEC_AVC_MV_EXT>, + <&vdo_iommu M4U_PORT_L21_HW_VDEC_UFO_EXT_C>; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDEC1>; + }; + }; + larb23: smi@1800d000 { compatible =3D "mediatek,mt8188-smi-larb"; reg =3D <0 0x1800d000 0 0x1000>; @@ -2249,6 +2307,31 @@ larb19: smi@1a010000 { mediatek,smi =3D <&vdo_smi_common>; }; =20 + video_encoder: video-encoder@1a020000 { + compatible =3D "mediatek,mt8188-vcodec-enc"; + reg =3D <0 0x1a020000 0 0x10000>; + #address-cells =3D <2>; + #size-cells =3D <2>; + assigned-clocks =3D <&topckgen CLK_TOP_VENC>; + assigned-clock-parents =3D <&topckgen CLK_TOP_UNIVPLL_D4>; + clocks =3D <&vencsys CLK_VENC1_VENC>; + clock-names =3D "venc_sel"; + interrupts =3D ; + iommus =3D <&vdo_iommu M4U_PORT_L19_VENC_RCPU>, + <&vdo_iommu M4U_PORT_L19_VENC_REC>, + <&vdo_iommu M4U_PORT_L19_VENC_BSDMA>, + <&vdo_iommu M4U_PORT_L19_VENC_SV_COMV>, + <&vdo_iommu M4U_PORT_L19_VENC_RD_COMV>, + <&vdo_iommu M4U_PORT_L19_VENC_CUR_LUMA>, + <&vdo_iommu M4U_PORT_L19_VENC_CUR_CHROMA>, + <&vdo_iommu M4U_PORT_L19_VENC_REF_LUMA>, + <&vdo_iommu M4U_PORT_L19_VENC_REF_CHROMA>, + <&vdo_iommu M4U_PORT_L19_VENC_SUB_W_LUMA>, + <&vdo_iommu M4U_PORT_L19_VENC_SUB_R_LUMA>; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VENC>; + mediatek,scp =3D <&scp>; + }; + disp_dsi0: dsi@1c008000 { compatible =3D "mediatek,mt8188-dsi"; reg =3D <0 0x1c008000 0 0x1000>; --=20 2.47.0.rc0.187.ge670bccf7e-goog From nobody Thu Nov 28 04:37:39 2024 Received: from mail-pl1-f175.google.com (mail-pl1-f175.google.com [209.85.214.175]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 42EE6142E83 for ; Fri, 4 Oct 2024 08:13:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.175 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728029581; cv=none; b=ouC9gZ5HEVsoWt1vP2kR6pO7aDgkFGCLH/zzUjF/xOYfAlFm/tzbeSzdxhAI+jsj/p3uJv2H7KW9Eif7pS+0xaIqHTnT44M2XMXZlxNDhR2mGtIpuvnSqJA+OTvYZIzRPmXtcEE0GPDvEj9VkBF5xtp2ibCbJuRkBB2gHSUNewo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728029581; c=relaxed/simple; bh=hd5Srt28l3TLt9oVH9HGicSBLdSBZuEY/6ZQ2mt/jqo=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=JJpLLj7cdw9fKuaXcB5pxDSpBzubBJNEFGrSnkJNnc2f5mpjdsv8bAened3DeAyKYeWQEd7XXOtJNbIjiacWA+uSkNDMF4d7e1Iz2mvzZyFP6nzbUoYrwFOPsJf6umlCw2yJ+r7uBTRP2UgoRf1l6QWH4TJBiwQckXVB75IoHGI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=chromium.org; spf=pass smtp.mailfrom=chromium.org; dkim=pass (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b=gB2wdCEC; arc=none smtp.client-ip=209.85.214.175 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=chromium.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=chromium.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b="gB2wdCEC" Received: by mail-pl1-f175.google.com with SMTP id d9443c01a7336-20b5fb2e89dso14233675ad.1 for ; Fri, 04 Oct 2024 01:13:00 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; t=1728029580; x=1728634380; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=9DhL+yqm4JWemXjqVREhHsRQssA7CSfL5kIS59CVyeA=; b=gB2wdCECJZvG01a31pPw0q8CtsAh6w9Q31JCqSpTT5osrblZbhJ8bTumyoNckpoccQ xW+ywVx/JbNiRKwPxRuAx+gaBDF5t4CR6RZD+drqXukooBRXtsiFjlxWXIzbFiPatovj k3WbOyHSqX0jEKgWISiW735szCkLHCcSk3D+o= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1728029580; x=1728634380; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=9DhL+yqm4JWemXjqVREhHsRQssA7CSfL5kIS59CVyeA=; b=BkzBz8hTeNkx+pJ5tZAsRzOF/3vYTl1m/h/LmQgr9WxwH5npz/IoZx3qw8UZfhQcwF 6e9BiGEVt08WM9R/Zr4QbNXuRftkLp9RCsn93HdPIeJp76XA9bdDI75eZHUelZFDUVQZ RbyFnnmfrxoljlNoO8LGRcyhnAwLQpm7V+MLHTtlKhhrHOGjfZZOrH4uGmg/VsW9p5vb hX4FYd7RulqAut+vr9DX9PnY1JmRQw6V4Q7Kle4YP0rkf5BKOlVIF6Q6DdzkTtxq3THp jUednKjI1zH0eqLHQ6aAlk+gHzQbLgjWk4aFk0/PYWAR0i8hH4kBZ57zdeA9tk9glSMj qlWQ== X-Forwarded-Encrypted: i=1; AJvYcCXfk17xQNdijNdPEzjCI1grP02zm9zlqqGBOFbzseRtPgOuxpGq7oXMDa96KBPwaA/Y8Bw1K9bReiz1wpc=@vger.kernel.org X-Gm-Message-State: AOJu0YxEfNKjCT9spPHNdzm8qNozcLLyEJ3CJVuf999FR78sEckg+0A/ k8ZYH4yZXR5DgzzfoQkF/g/ulBmEUMRw+CCNx4jYwj2FuIrTdQBbuF1w+EKJrw== X-Google-Smtp-Source: AGHT+IH60gDoSksZRxBPYz8lE7yUsHBmH9SByFQjxJjyREMpraheTARQnyuSg3kqldf9evYR6R5/Lw== X-Received: by 2002:a17:903:32cd:b0:20b:af36:ead with SMTP id d9443c01a7336-20bff194fd0mr27908675ad.44.1728029579648; Fri, 04 Oct 2024 01:12:59 -0700 (PDT) Received: from fshao-p620.tpe.corp.google.com ([2401:fa00:1:10:73bb:cecf:e651:2ce6]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-20beefad264sm19401305ad.205.2024.10.04.01.12.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 04 Oct 2024 01:12:59 -0700 (PDT) From: Fei Shao To: AngeloGioacchino Del Regno , Matthias Brugger Cc: Fei Shao , Conor Dooley , Krzysztof Kozlowski , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org Subject: [PATCH v3 5/9] arm64: dts: mediatek: mt8188: Add JPEG decoder and encoder nodes Date: Fri, 4 Oct 2024 16:11:57 +0800 Message-ID: <20241004081218.55962-6-fshao@chromium.org> X-Mailer: git-send-email 2.47.0.rc0.187.ge670bccf7e-goog In-Reply-To: <20241004081218.55962-1-fshao@chromium.org> References: <20241004081218.55962-1-fshao@chromium.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add JPEG encoder and decoder nodes for hardware-accelerated JPEG decoding and encoding support. Signed-off-by: Fei Shao Reviewed-by: AngeloGioacchino Del Regno --- (no changes since v1) arch/arm64/boot/dts/mediatek/mt8188.dtsi | 29 ++++++++++++++++++++++++ 1 file changed, 29 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8188.dtsi b/arch/arm64/boot/dts= /mediatek/mt8188.dtsi index bb07d2629e08..a6a5d9cc875b 100644 --- a/arch/arm64/boot/dts/mediatek/mt8188.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8188.dtsi @@ -2332,6 +2332,35 @@ video_encoder: video-encoder@1a020000 { mediatek,scp =3D <&scp>; }; =20 + jpeg_encoder: jpeg-encoder@1a030000 { + compatible =3D "mediatek,mt8188-jpgenc", "mediatek,mtk-jpgenc"; + reg =3D <0 0x1a030000 0 0x10000>; + clocks =3D <&vencsys CLK_VENC1_JPGENC>; + clock-names =3D "jpgenc"; + interrupts =3D ; + iommus =3D <&vdo_iommu M4U_PORT_L19_JPGENC_Y_RDMA>, + <&vdo_iommu M4U_PORT_L19_JPGENC_C_RDMA>, + <&vdo_iommu M4U_PORT_L19_JPGENC_Q_TABLE>, + <&vdo_iommu M4U_PORT_L19_JPGENC_BSDMA>; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VENC>; + }; + + jpeg_decoder: jpeg-decoder@1a040000 { + compatible =3D "mediatek,mt8188-jpgdec", "mediatek,mt2701-jpgdec"; + reg =3D <0 0x1a040000 0 0x10000>; + clocks =3D <&vencsys CLK_VENC1_LARB>, + <&vencsys CLK_VENC1_JPGDEC>; + clock-names =3D "jpgdec-smi", "jpgdec"; + interrupts =3D ; + iommus =3D <&vdo_iommu M4U_PORT_L19_JPGDEC_WDMA_0>, + <&vdo_iommu M4U_PORT_L19_JPGDEC_BSDMA_0>, + <&vdo_iommu M4U_PORT_L19_JPGDEC_WDMA_1>, + <&vdo_iommu M4U_PORT_L19_JPGDEC_BSDMA_1>, + <&vdo_iommu M4U_PORT_L19_JPGDEC_HUFF_OFFSET_1>, + <&vdo_iommu M4U_PORT_L19_JPGDEC_HUFF_OFFSET_0>; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDEC0>; + }; + disp_dsi0: dsi@1c008000 { compatible =3D "mediatek,mt8188-dsi"; reg =3D <0 0x1c008000 0 0x1000>; --=20 2.47.0.rc0.187.ge670bccf7e-goog From nobody Thu Nov 28 04:37:39 2024 Received: from mail-pl1-f173.google.com (mail-pl1-f173.google.com [209.85.214.173]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0FCA01474B7 for ; Fri, 4 Oct 2024 08:13:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.173 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728029584; cv=none; b=tFY3ZHgDIVsNtmdZ6zIkUHTNmDPXkl9/jwAgXaqOhYtcieTvNUA/jZQQwN57MN7VjtYO/cNt8ddHLtkPhSX/W081yfinyFD8w/F5tAMap4pNEbtnY29BqzdBc5Ben19IjUBfOeLGn91XY3+hgC7YsHusxsxwu9a7+la+xsgu9ek= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728029584; c=relaxed/simple; bh=gvVSDsvyo1TmaScObCUC5qR6lwDSPViFk48MxY3oFVE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=DQn75aqJls66N73xhOaXwplHcoXsKmdUVtjoomExfkHVofKFky3oBrrziZbqbWXSJfwwfIEX3gDuFkxTsS2Xb2nkS7hB4JNCynd1MuuSkWo8l2mVm2yHBzqKY7fPUE/+HKRWRnqD7ccanT3YFhD9rSV78DoUCuxXKR2FIy4w7n4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=chromium.org; spf=pass smtp.mailfrom=chromium.org; dkim=pass (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b=Nl2v8GlW; arc=none smtp.client-ip=209.85.214.173 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=chromium.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=chromium.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b="Nl2v8GlW" Received: by mail-pl1-f173.google.com with SMTP id d9443c01a7336-20b95359440so16238235ad.0 for ; Fri, 04 Oct 2024 01:13:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; t=1728029582; x=1728634382; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=k//ttICUIKEcy1fghMc4lQEx1N5cieQ1nYBPymANuBw=; b=Nl2v8GlWdT39McF3R5zZJknU4pEPh6xwRqLVz2/EwVNw0BUDMtgtE9LXuk2qxhFvbl eH5qTig6vcGvDNuBSo2dqSxSLZ2s4PoQzVjPxZmlcVNziRkoLSCEHkGhN6OlL8/MfpqV ltI+7VB1FLxdb2dJ4bZ4mThzLSSSiX8jQmeh0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1728029582; x=1728634382; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=k//ttICUIKEcy1fghMc4lQEx1N5cieQ1nYBPymANuBw=; b=YxIox7FkJHLXD9UeRlqEmh4z4fTvOMDSMeseFfdQ/0m5+aqZOUfy6H9X4gydRgQyx4 64IYLcJvybTufDxqDOIJiGoZ2LPkknFK9/GMXekERfd5qRHOStFKTHuYr3qBO6qFmZAI i0QNBWLyU0ykpI/3SOPphUJPoH0jMoJnDrwIRdseg0TkfazYDisvwXslODTHyUGmnK8Y r+I0tRH+DvfdxnKFrnM6WVXCqUIOMkBt20WJobPNOqYqGeY20X6qzdEGRMbhAbSxdeTF YtkF+FueBe2UmgpRJ5fTs4p23qCqQQA8iREz9f8I+GfiBXniPT5wTPBrtwOAWOimsNrq jaCw== X-Forwarded-Encrypted: i=1; AJvYcCVeJNN8or1himVH/4Dktqlkh/SsiQ6TbGVjyks85LVgeRgX/xHZ+zfQRlxwhoTP/dOefURqA2rzV4Vskc8=@vger.kernel.org X-Gm-Message-State: AOJu0YxonRAYVlIkFEUsVbTfeXCWVIQdakvGKgcPwIjLWPJISEvEcfwj CJ9v08+LNePRU3Y1RBnudZn1splhyzuJPK83z8xPeFc6YFyqHHnby6gBW1hXJg== X-Google-Smtp-Source: AGHT+IFRHqV6FfLFLe0okyQ++IPPIBtfxC3jtLsdN6L+JoOkwSnY0IC0bdlRq6YlFFz//4dbVriVWw== X-Received: by 2002:a17:903:18a:b0:20b:7d09:8c86 with SMTP id d9443c01a7336-20bfe49666fmr31501485ad.38.1728029582533; Fri, 04 Oct 2024 01:13:02 -0700 (PDT) Received: from fshao-p620.tpe.corp.google.com ([2401:fa00:1:10:73bb:cecf:e651:2ce6]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-20beefad264sm19401305ad.205.2024.10.04.01.13.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 04 Oct 2024 01:13:01 -0700 (PDT) From: Fei Shao To: AngeloGioacchino Del Regno , Matthias Brugger Cc: Fei Shao , Conor Dooley , Krzysztof Kozlowski , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org Subject: [PATCH v3 6/9] arm64: dts: mediatek: mt8188: Add display nodes for vdosys0 Date: Fri, 4 Oct 2024 16:11:58 +0800 Message-ID: <20241004081218.55962-7-fshao@chromium.org> X-Mailer: git-send-email 2.47.0.rc0.187.ge670bccf7e-goog In-Reply-To: <20241004081218.55962-1-fshao@chromium.org> References: <20241004081218.55962-1-fshao@chromium.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the vdosys0 display nodes to support the internal display pipeline. Signed-off-by: Fei Shao Reviewed-by: AngeloGioacchino Del Regno --- (no changes since v1) arch/arm64/boot/dts/mediatek/mt8188.dtsi | 86 ++++++++++++++++++++++++ 1 file changed, 86 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8188.dtsi b/arch/arm64/boot/dts= /mediatek/mt8188.dtsi index a6a5d9cc875b..dae1cda42a14 100644 --- a/arch/arm64/boot/dts/mediatek/mt8188.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8188.dtsi @@ -26,6 +26,7 @@ / { aliases { gce0 =3D &gce0; gce1 =3D &gce1; + mutex0 =3D &mutex0; }; =20 cpus { @@ -2361,6 +2362,71 @@ jpeg_decoder: jpeg-decoder@1a040000 { power-domains =3D <&spm MT8188_POWER_DOMAIN_VDEC0>; }; =20 + ovl0: ovl@1c000000 { + compatible =3D "mediatek,mt8188-disp-ovl", "mediatek,mt8183-disp-ovl"; + reg =3D <0 0x1c000000 0 0x1000>; + clocks =3D <&vdosys0 CLK_VDO0_DISP_OVL0>; + interrupts =3D ; + iommus =3D <&vdo_iommu M4U_PORT_L0_DISP_OVL0_RDMA0>; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS0>; + mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c00XXXX 0x0000 0x1000>; + }; + + rdma0: rdma@1c002000 { + compatible =3D "mediatek,mt8188-disp-rdma", "mediatek,mt8195-disp-rdma"; + reg =3D <0 0x1c002000 0 0x1000>; + clocks =3D <&vdosys0 CLK_VDO0_DISP_RDMA0>; + interrupts =3D ; + iommus =3D <&vdo_iommu M4U_PORT_L1_DISP_RDMA0>; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS0>; + mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c00XXXX 0x2000 0x1000>; + }; + + color0: color@1c003000 { + compatible =3D "mediatek,mt8188-disp-color", "mediatek,mt8173-disp-colo= r"; + reg =3D <0 0x1c003000 0 0x1000>; + clocks =3D <&vdosys0 CLK_VDO0_DISP_COLOR0>; + interrupts =3D ; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS0>; + mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c00XXXX 0x3000 0x1000>; + }; + + ccorr0: ccorr@1c004000 { + compatible =3D "mediatek,mt8188-disp-ccorr", "mediatek,mt8192-disp-ccor= r"; + reg =3D <0 0x1c004000 0 0x1000>; + clocks =3D <&vdosys0 CLK_VDO0_DISP_CCORR0>; + interrupts =3D ; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS0>; + mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c00XXXX 0x4000 0x1000>; + }; + + aal0: aal@1c005000 { + compatible =3D "mediatek,mt8188-disp-aal", "mediatek,mt8183-disp-aal"; + reg =3D <0 0x1c005000 0 0x1000>; + clocks =3D <&vdosys0 CLK_VDO0_DISP_AAL0>; + interrupts =3D ; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS0>; + mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c00XXXX 0x5000 0x1000>; + }; + + gamma0: gamma@1c006000 { + compatible =3D "mediatek,mt8188-disp-gamma", "mediatek,mt8195-disp-gamm= a"; + reg =3D <0 0x1c006000 0 0x1000>; + clocks =3D <&vdosys0 CLK_VDO0_DISP_GAMMA0>; + interrupts =3D ; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS0>; + mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c00XXXX 0x6000 0x1000>; + }; + + dither0: dither@1c007000 { + compatible =3D "mediatek,mt8188-disp-dither", "mediatek,mt8183-disp-dit= her"; + reg =3D <0 0x1c007000 0 0x1000>; + clocks =3D <&vdosys0 CLK_VDO0_DISP_DITHER0>; + interrupts =3D ; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS0>; + mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c00XXXX 0x7000 0x1000>; + }; + disp_dsi0: dsi@1c008000 { compatible =3D "mediatek,mt8188-dsi"; reg =3D <0 0x1c008000 0 0x1000>; @@ -2391,6 +2457,26 @@ disp_dsi1: dsi@1c012000 { status =3D "disabled"; }; =20 + mutex0: mutex@1c016000 { + compatible =3D "mediatek,mt8188-disp-mutex"; + reg =3D <0 0x1c016000 0 0x1000>; + clocks =3D <&vdosys0 CLK_VDO0_DISP_MUTEX0>; + interrupts =3D ; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS0>; + mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c01XXXX 0x6000 0x1000>; + mediatek,gce-events =3D ; + }; + + postmask0: postmask@1c01a000 { + compatible =3D "mediatek,mt8188-disp-postmask", + "mediatek,mt8192-disp-postmask"; + reg =3D <0 0x1c01a000 0 0x1000>; + clocks =3D <&vdosys0 CLK_VDO0_DISP_POSTMASK0>; + interrupts =3D ; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS0>; + mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c01XXXX 0xa000 0x1000>; + }; + vdosys0: syscon@1c01d000 { compatible =3D "mediatek,mt8188-vdosys0", "syscon"; reg =3D <0 0x1c01d000 0 0x1000>; --=20 2.47.0.rc0.187.ge670bccf7e-goog From nobody Thu Nov 28 04:37:39 2024 Received: from mail-pl1-f175.google.com (mail-pl1-f175.google.com [209.85.214.175]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 02400148316 for ; Fri, 4 Oct 2024 08:13:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.175 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728029587; cv=none; b=XOjkpUQ3XwcFqWYTF+aoQIOXr+jGFdPTlB0XDmL/8nbqrJk/O22hWfI6WAvC624liDtNernikDzdvmKVU7Gk6WB1n8Ns6XWECG8cFYQtVn8S/ChSfAHk4FlXy9iYAXB6kchrSPWy/moKJlUmfjlJ5wOubNIKfZZ9SveEmHCOPcs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728029587; c=relaxed/simple; bh=2lbQYPWyDZKTJzVlmlvGiGYnoCGQ20odFL6jah8cDxw=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=DWHGXvHYkYDq8TPN2sqyAdmS2EUfQxsiLGebPPFRBFZTmExsywfTPy5qDBuq4n0jVt85+fFFsU2J2e4Tu1O1UGA57a3pMHF6xdpwYryIAJMEfIbNajcaonCvWF248SN8XakCR1jluyRBjVYa7eSC7TTGDgs/jlMdWtwPk4UyaTc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=chromium.org; spf=pass smtp.mailfrom=chromium.org; dkim=pass (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b=NGNK/B8I; arc=none smtp.client-ip=209.85.214.175 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=chromium.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=chromium.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b="NGNK/B8I" Received: by mail-pl1-f175.google.com with SMTP id d9443c01a7336-20b01da232aso14932375ad.1 for ; Fri, 04 Oct 2024 01:13:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; t=1728029585; x=1728634385; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=4dX0uBOJHJV1BIssqdKHLXCpmsAajDOFep9wsFWnln0=; b=NGNK/B8I7C9ON9c8wbx5M2JxiKjmWDwd/PfvAE10DM4srWYHTojK6oZJBfYBTdBVsA llHeIXTGqH6ybcgm/MNYiUv7HEkL685zZ6VAnxV3mkkA4J023z645Gnu7Oyj0IlMdeR2 mXkCwTyHHwSZ2ztY+wcA3rHoGQ5QBap6ni01I= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1728029585; x=1728634385; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=4dX0uBOJHJV1BIssqdKHLXCpmsAajDOFep9wsFWnln0=; b=GRubWY9Wmkc8km5y2cVW1lbWl2H99DzqYAdVb16FNJFXkJbbJTN82HcyGQ8tthU85j rfmrNKZEzkHBFmB8jRi1Gci1MgXiiac56OlsqijUf6nNi0TispJYu1rq+Jt17GgEh4+u Yvf7SDIuhelE3JlonI7FCl0E+MTMWxtXNIBk8PuPLoFns3iBWGSCOsZKHNWH7Hrw7pKJ MBOm/6YLhYEbbLEVu/kO74NVF4kQo4i+MNbFmNR341QKtS0KyPL/3JLxg1VZjXg9iKNW kA5JcMEk2Nvki0toH5y9Y5FF2pZyCmT7e0IsCkFj3mBPOUI+cW1jUdsHzOhobXdZhhmv Pvkg== X-Forwarded-Encrypted: i=1; AJvYcCVlJjM1bVQEjYf7Z6RS8lJEym75HdRpIyyzuS0itsGTDq47PRrnA2qP+3LTZSX0PmMEIgfm75SjWPQ6q4c=@vger.kernel.org X-Gm-Message-State: AOJu0Yw+O8P1PajxiEeNstWxh/8jXypBv09eoJNZkkckKwqC3Qp5PiyH zCmobkIE44dyj26d6kTFSYc147MBzBaK752ltOx/Ra8BaOnsGrvCa/2nMd6gOw== X-Google-Smtp-Source: AGHT+IFw8wKX/O/O+SGVloOgwQZ+/956Rz7H+FFdl/bX9m2UwKZiNvDlidWPTC6gobcEwfm4qlrMNQ== X-Received: by 2002:a17:902:dad0:b0:207:6d2:1aa5 with SMTP id d9443c01a7336-20bff49bc78mr25162855ad.13.1728029585384; Fri, 04 Oct 2024 01:13:05 -0700 (PDT) Received: from fshao-p620.tpe.corp.google.com ([2401:fa00:1:10:73bb:cecf:e651:2ce6]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-20beefad264sm19401305ad.205.2024.10.04.01.13.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 04 Oct 2024 01:13:04 -0700 (PDT) From: Fei Shao To: AngeloGioacchino Del Regno , Matthias Brugger Cc: Fei Shao , Conor Dooley , Krzysztof Kozlowski , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org Subject: [PATCH v3 7/9] arm64: dts: mediatek: mt8188: Add display nodes for vdosys1 Date: Fri, 4 Oct 2024 16:11:59 +0800 Message-ID: <20241004081218.55962-8-fshao@chromium.org> X-Mailer: git-send-email 2.47.0.rc0.187.ge670bccf7e-goog In-Reply-To: <20241004081218.55962-1-fshao@chromium.org> References: <20241004081218.55962-1-fshao@chromium.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the vdosys1 display nodes to support the external display pipeline. Signed-off-by: Fei Shao Reviewed-by: AngeloGioacchino Del Regno --- (no changes since v1) arch/arm64/boot/dts/mediatek/mt8188.dtsi | 298 +++++++++++++++++++++++ 1 file changed, 298 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8188.dtsi b/arch/arm64/boot/dts= /mediatek/mt8188.dtsi index dae1cda42a14..ec12617ea925 100644 --- a/arch/arm64/boot/dts/mediatek/mt8188.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8188.dtsi @@ -24,9 +24,32 @@ / { #size-cells =3D <2>; =20 aliases { + ethdr0 =3D ðdr0; gce0 =3D &gce0; gce1 =3D &gce1; + merge0 =3D &merge0; + merge1 =3D &merge1; + merge2 =3D &merge2; + merge3 =3D &merge3; + merge4 =3D &merge4; mutex0 =3D &mutex0; + mutex1 =3D &mutex1; + padding0 =3D &padding0; + padding1 =3D &padding1; + padding2 =3D &padding2; + padding3 =3D &padding3; + padding4 =3D &padding4; + padding5 =3D &padding5; + padding6 =3D &padding6; + padding7 =3D &padding7; + vdo1-rdma0 =3D &vdo1_rdma0; + vdo1-rdma1 =3D &vdo1_rdma1; + vdo1-rdma2 =3D &vdo1_rdma2; + vdo1-rdma3 =3D &vdo1_rdma3; + vdo1-rdma4 =3D &vdo1_rdma4; + vdo1-rdma5 =3D &vdo1_rdma5; + vdo1-rdma6 =3D &vdo1_rdma6; + vdo1-rdma7 =3D &vdo1_rdma7; }; =20 cpus { @@ -2537,6 +2560,16 @@ vdosys1: syscon@1c100000 { mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c10XXXX 0 0x1000>; }; =20 + mutex1: mutex@1c101000 { + compatible =3D "mediatek,mt8188-disp-mutex"; + reg =3D <0 0x1c101000 0 0x1000>; + clocks =3D <&vdosys1 CLK_VDO1_DISP_MUTEX>; + interrupts =3D ; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS1>; + mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c10XXXX 0x1000 0x1000>; + mediatek,gce-events =3D ; + }; + larb2: smi@1c102000 { compatible =3D "mediatek,mt8188-smi-larb"; reg =3D <0 0x1c102000 0 0x1000>; @@ -2558,5 +2591,270 @@ larb3: smi@1c103000 { mediatek,larb-id =3D ; mediatek,smi =3D <&vpp_smi_common>; }; + + vdo1_rdma0: rdma@1c104000 { + compatible =3D "mediatek,mt8188-vdo1-rdma", "mediatek,mt8195-vdo1-rdma"; + reg =3D <0 0x1c104000 0 0x1000>; + clocks =3D <&vdosys1 CLK_VDO1_MDP_RDMA0>; + interrupts =3D ; + iommus =3D <&vdo_iommu M4U_PORT_L2_MDP_RDMA0>; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS1>; + #dma-cells =3D <1>; + mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c10XXXX 0x4000 0x1000>; + }; + + vdo1_rdma1: rdma@1c105000 { + compatible =3D "mediatek,mt8188-vdo1-rdma", "mediatek,mt8195-vdo1-rdma"; + reg =3D <0 0x1c105000 0 0x1000>; + clocks =3D <&vdosys1 CLK_VDO1_MDP_RDMA1>; + interrupts =3D ; + iommus =3D <&vpp_iommu M4U_PORT_L3_MDP_RDMA1>; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS1>; + #dma-cells =3D <1>; + mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c10XXXX 0x5000 0x1000>; + }; + + vdo1_rdma2: rdma@1c106000 { + compatible =3D "mediatek,mt8188-vdo1-rdma", "mediatek,mt8195-vdo1-rdma"; + reg =3D <0 0x1c106000 0 0x1000>; + clocks =3D <&vdosys1 CLK_VDO1_MDP_RDMA2>; + interrupts =3D ; + iommus =3D <&vdo_iommu M4U_PORT_L2_MDP_RDMA2>; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS1>; + #dma-cells =3D <1>; + mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c10XXXX 0x6000 0x1000>; + }; + + vdo1_rdma3: rdma@1c107000 { + compatible =3D "mediatek,mt8188-vdo1-rdma", "mediatek,mt8195-vdo1-rdma"; + reg =3D <0 0x1c107000 0 0x1000>; + clocks =3D <&vdosys1 CLK_VDO1_MDP_RDMA3>; + interrupts =3D ; + iommus =3D <&vpp_iommu M4U_PORT_L3_MDP_RDMA3>; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS1>; + #dma-cells =3D <1>; + mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c10XXXX 0x7000 0x1000>; + }; + + vdo1_rdma4: rdma@1c108000 { + compatible =3D "mediatek,mt8188-vdo1-rdma", "mediatek,mt8195-vdo1-rdma"; + reg =3D <0 0x1c108000 0 0x1000>; + clocks =3D <&vdosys1 CLK_VDO1_MDP_RDMA4>; + interrupts =3D ; + iommus =3D <&vdo_iommu M4U_PORT_L2_MDP_RDMA4>; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS1>; + #dma-cells =3D <1>; + mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c10XXXX 0x8000 0x1000>; + }; + + vdo1_rdma5: rdma@1c109000 { + compatible =3D "mediatek,mt8188-vdo1-rdma", "mediatek,mt8195-vdo1-rdma"; + reg =3D <0 0x1c109000 0 0x1000>; + clocks =3D <&vdosys1 CLK_VDO1_MDP_RDMA5>; + interrupts =3D ; + iommus =3D <&vpp_iommu M4U_PORT_L3_MDP_RDMA5>; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS1>; + #dma-cells =3D <1>; + mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c10XXXX 0x9000 0x1000>; + }; + + vdo1_rdma6: rdma@1c10a000 { + compatible =3D "mediatek,mt8188-vdo1-rdma", "mediatek,mt8195-vdo1-rdma"; + reg =3D <0 0x1c10a000 0 0x1000>; + clocks =3D <&vdosys1 CLK_VDO1_MDP_RDMA6>; + interrupts =3D ; + iommus =3D <&vdo_iommu M4U_PORT_L2_MDP_RDMA6>; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS1>; + #dma-cells =3D <1>; + mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c10XXXX 0xa000 0x1000>; + }; + + vdo1_rdma7: rdma@1c10b000 { + compatible =3D "mediatek,mt8188-vdo1-rdma", "mediatek,mt8195-vdo1-rdma"; + reg =3D <0 0x1c10b000 0 0x1000>; + clocks =3D <&vdosys1 CLK_VDO1_MDP_RDMA7>; + interrupts =3D ; + iommus =3D <&vpp_iommu M4U_PORT_L3_MDP_RDMA7>; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS1>; + #dma-cells =3D <1>; + mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c10XXXX 0xb000 0x1000>; + }; + + merge0: merge@1c10c000 { + compatible =3D "mediatek,mt8188-disp-merge", "mediatek,mt8195-disp-merg= e"; + reg =3D <0 0x1c10c000 0 0x1000>; + clocks =3D <&vdosys1 CLK_VDO1_VPP_MERGE0>, + <&vdosys1 CLK_VDO1_MERGE0_DL_ASYNC>; + clock-names =3D "merge", "merge_async"; + interrupts =3D ; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS1>; + resets =3D <&vdosys1 MT8188_VDO1_RST_MERGE0_DL_ASYNC>; + mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c10XXXX 0xc000 0x1000>; + mediatek,merge-mute; + }; + + merge1: merge@1c10d000 { + compatible =3D "mediatek,mt8188-disp-merge", "mediatek,mt8195-disp-merg= e"; + reg =3D <0 0x1c10d000 0 0x1000>; + clocks =3D <&vdosys1 CLK_VDO1_VPP_MERGE1>, + <&vdosys1 CLK_VDO1_MERGE1_DL_ASYNC>; + clock-names =3D "merge", "merge_async"; + interrupts =3D ; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS1>; + resets =3D <&vdosys1 MT8188_VDO1_RST_MERGE1_DL_ASYNC>; + mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c10XXXX 0xd000 0x1000>; + mediatek,merge-mute; + }; + + merge2: merge@1c10e000 { + compatible =3D "mediatek,mt8188-disp-merge", "mediatek,mt8195-disp-merg= e"; + reg =3D <0 0x1c10e000 0 0x1000>; + clocks =3D <&vdosys1 CLK_VDO1_VPP_MERGE2>, + <&vdosys1 CLK_VDO1_MERGE2_DL_ASYNC>; + clock-names =3D "merge", "merge_async"; + interrupts =3D ; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS1>; + resets =3D <&vdosys1 MT8188_VDO1_RST_MERGE2_DL_ASYNC>; + mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c10XXXX 0xe000 0x1000>; + mediatek,merge-mute; + }; + + merge3: merge@1c10f000 { + compatible =3D "mediatek,mt8188-disp-merge", "mediatek,mt8195-disp-merg= e"; + reg =3D <0 0x1c10f000 0 0x1000>; + clocks =3D <&vdosys1 CLK_VDO1_VPP_MERGE3>, + <&vdosys1 CLK_VDO1_MERGE3_DL_ASYNC>; + clock-names =3D "merge", "merge_async"; + interrupts =3D ; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS1>; + resets =3D <&vdosys1 MT8188_VDO1_RST_MERGE3_DL_ASYNC>; + mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c10XXXX 0xf000 0x1000>; + mediatek,merge-mute; + }; + + merge4: merge@1c110000 { + compatible =3D "mediatek,mt8188-disp-merge", "mediatek,mt8195-disp-merg= e"; + reg =3D <0 0x1c110000 0 0x1000>; + clocks =3D <&vdosys1 CLK_VDO1_VPP_MERGE4>, + <&vdosys1 CLK_VDO1_MERGE4_DL_ASYNC>; + clock-names =3D "merge", "merge_async"; + interrupts =3D ; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS1>; + resets =3D <&vdosys1 MT8188_VDO1_RST_MERGE4_DL_ASYNC>; + mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c11XXXX 0x0000 0x1000>; + mediatek,merge-fifo-en; + }; + + ethdr0: ethdr@1c114000 { + compatible =3D "mediatek,mt8188-disp-ethdr", "mediatek,mt8195-disp-ethd= r"; + reg =3D <0 0x1c114000 0 0x1000>, + <0 0x1c115000 0 0x1000>, + <0 0x1c117000 0 0x1000>, + <0 0x1c119000 0 0x1000>, + <0 0x1c11a000 0 0x1000>, + <0 0x1c11b000 0 0x1000>, + <0 0x1c11c000 0 0x1000>; + reg-names =3D "mixer", "vdo_fe0", "vdo_fe1", "gfx_fe0", "gfx_fe1", + "vdo_be", "adl_ds"; + + clocks =3D <&vdosys1 CLK_VDO1_DISP_MIXER>, + <&vdosys1 CLK_VDO1_HDR_VDO_FE0>, + <&vdosys1 CLK_VDO1_HDR_VDO_FE1>, + <&vdosys1 CLK_VDO1_HDR_GFX_FE0>, + <&vdosys1 CLK_VDO1_HDR_GFX_FE1>, + <&vdosys1 CLK_VDO1_HDR_VDO_BE>, + <&vdosys1 CLK_VDO1_26M_SLOW>, + <&vdosys1 CLK_VDO1_HDR_VDO_FE0_DL_ASYNC>, + <&vdosys1 CLK_VDO1_HDR_VDO_FE1_DL_ASYNC>, + <&vdosys1 CLK_VDO1_HDR_GFX_FE0_DL_ASYNC>, + <&vdosys1 CLK_VDO1_HDR_GFX_FE1_DL_ASYNC>, + <&vdosys1 CLK_VDO1_HDR_VDO_BE_DL_ASYNC>, + <&topckgen CLK_TOP_ETHDR>; + clock-names =3D "mixer", "vdo_fe0", "vdo_fe1", "gfx_fe0", "gfx_fe1", + "vdo_be", "adl_ds", "vdo_fe0_async", "vdo_fe1_async", + "gfx_fe0_async", "gfx_fe1_async", "vdo_be_async", "ethdr_top"; + + interrupts =3D ; + iommus =3D <&vpp_iommu M4U_PORT_L3_HDR_DS_SMI>, + <&vpp_iommu M4U_PORT_L3_HDR_ADL_SMI>; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS1>; + resets =3D <&vdosys1 MT8188_VDO1_RST_HDR_VDO_FE0_DL_ASYNC>, + <&vdosys1 MT8188_VDO1_RST_HDR_VDO_FE1_DL_ASYNC>, + <&vdosys1 MT8188_VDO1_RST_HDR_GFX_FE0_DL_ASYNC>, + <&vdosys1 MT8188_VDO1_RST_HDR_GFX_FE1_DL_ASYNC>, + <&vdosys1 MT8188_VDO1_RST_HDR_VDO_BE_DL_ASYNC>; + + mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c11XXXX 0x4000 0x1000>, + <&gce0 SUBSYS_1c11XXXX 0x5000 0x1000>, + <&gce0 SUBSYS_1c11XXXX 0x7000 0x1000>, + <&gce0 SUBSYS_1c11XXXX 0x9000 0x1000>, + <&gce0 SUBSYS_1c11XXXX 0xa000 0x1000>, + <&gce0 SUBSYS_1c11XXXX 0xb000 0x1000>, + <&gce0 SUBSYS_1c11XXXX 0xc000 0x1000>; + }; + + padding0: padding@1c11d000 { + compatible =3D "mediatek,mt8188-disp-padding"; + reg =3D <0 0x1c11d000 0 0x1000>; + clocks =3D <&vdosys1 CLK_VDO1_PADDING0>; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS1>; + mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c11XXXX 0xd000 0x1000>; + }; + + padding1: padding@1c11e000 { + compatible =3D "mediatek,mt8188-disp-padding"; + reg =3D <0 0x1c11e000 0 0x1000>; + clocks =3D <&vdosys1 CLK_VDO1_PADDING1>; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS1>; + mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c11XXXX 0xe000 0x1000>; + }; + + padding2: padding@1c11f000 { + compatible =3D "mediatek,mt8188-disp-padding"; + reg =3D <0 0x1c11f000 0 0x1000>; + clocks =3D <&vdosys1 CLK_VDO1_PADDING2>; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS1>; + mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c11XXXX 0xf000 0x1000>; + }; + + padding3: padding@1c120000 { + compatible =3D "mediatek,mt8188-disp-padding"; + reg =3D <0 0x1c120000 0 0x1000>; + clocks =3D <&vdosys1 CLK_VDO1_PADDING3>; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS1>; + mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c12XXXX 0x0000 0x1000>; + }; + + padding4: padding@1c121000 { + compatible =3D "mediatek,mt8188-disp-padding"; + reg =3D <0 0x1c121000 0 0x1000>; + clocks =3D <&vdosys1 CLK_VDO1_PADDING4>; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS1>; + mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c12XXXX 0x1000 0x1000>; + }; + + padding5: padding@1c122000 { + compatible =3D "mediatek,mt8188-disp-padding"; + reg =3D <0 0x1c122000 0 0x1000>; + clocks =3D <&vdosys1 CLK_VDO1_PADDING5>; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS1>; + mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c12XXXX 0x2000 0x1000>; + }; + + padding6: padding@1c123000 { + compatible =3D "mediatek,mt8188-disp-padding"; + reg =3D <0 0x1c123000 0 0x1000>; + clocks =3D <&vdosys1 CLK_VDO1_PADDING6>; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS1>; + mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c12XXXX 0x3000 0x1000>; + }; + + padding7: padding@1c124000 { + compatible =3D "mediatek,mt8188-disp-padding"; + reg =3D <0 0x1c124000 0 0x1000>; + clocks =3D <&vdosys1 CLK_VDO1_PADDING7>; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS1>; + mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c12XXXX 0x4000 0x1000>; + }; }; }; --=20 2.47.0.rc0.187.ge670bccf7e-goog From nobody Thu Nov 28 04:37:39 2024 Received: from mail-pl1-f172.google.com (mail-pl1-f172.google.com [209.85.214.172]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A655D148857 for ; Fri, 4 Oct 2024 08:13:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.172 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728029590; cv=none; b=oWjMUSkAeh5guHKdApIKwjqVlWt2RS0wZtBtdUreOFUtYiaNIZUqSANuf797CM26fsTkY2LAnj/gfzKVY8h2n24TBr9ksqfcwIPLfjdDsja+odYKC3TTI39Z9jmsiMk5m/meAsr7jB9KCknyw/U3UnnX41kdyZqVrIyGiCwvBpM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728029590; c=relaxed/simple; bh=o+q33GRmQKNHCxe0axUq1sxnK5fFLXYfcIZIf5MCZZo=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=NKs4C/rfST4X7QAM4V7PmzboToD/7u/pv+bkVtEMlVLJWIIeLstYaqJFH2qwYIHuAJDy0UF4X7XrxzHexNNhDXxBzM3tySdR24YuAJwdsdhoNRutNAUrfq4u5H4wmOpGSzxdUR07U1hisL9PDnWPmtDAi8a5RjAU7f0qoGctVXc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=chromium.org; spf=pass smtp.mailfrom=chromium.org; dkim=pass (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b=Spw2S8Jx; arc=none smtp.client-ip=209.85.214.172 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=chromium.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=chromium.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b="Spw2S8Jx" Received: by mail-pl1-f172.google.com with SMTP id d9443c01a7336-20bc506347dso15776465ad.0 for ; Fri, 04 Oct 2024 01:13:08 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; t=1728029588; x=1728634388; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=i4TchenuM2PZiHwsPrmRTDwDZS9j+elV+kESl2Ludm4=; b=Spw2S8Jx/vQ32PvMkLsv5b2cMrE1JwaveRyCpl1uCVxT1ykEY1wwfLKlz9AZFghpRW pVPGHetBfSl6dVZrNHNzNU4RZ1NwZOVBCd9OIb4m/wBUWMjqTf080YPRgFpnXVnkraT4 KUbecarfFjPmfoiye8ueHeYj2kMb9oxy4jELE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1728029588; x=1728634388; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=i4TchenuM2PZiHwsPrmRTDwDZS9j+elV+kESl2Ludm4=; b=QQYs+CGO75PnXhz5WU2XVEff95EOHyEXxD7sDGow2zDR3MhSQFspaLr0Qwki5MJiX8 SAPjvwHRPwefQtywT+F//L48UpFh4nY4v1TQTRQWNHHrbQoYaCH2sE7jYWF94bkLmTYB VY2K1harBhBJUZUzgFtTGRpq2mBoB4/b6bDLTF52AIqXTB5N+SERndZOzugmtFbh4cKX nrgn9h3hjovVpLB+zIel9TnW/Qf49sY3nUE7veBsIcA8IwEj+DTw2jUMynnBEo7gbVB7 26Dsa/svgdtqoyTFrC2NmZ73Wahrx//nGuT4tWKS50XBuFh1YVwZ/ziTN7kvHdL+IJu4 ihQg== X-Forwarded-Encrypted: i=1; AJvYcCXsnQaeatpDjzVKcAQ6YuIzXZwltS7R0qb15rgUM0zxpSSfRUhV7SnjbfH8KX/oyF7PVtVgSfqIa6asGzc=@vger.kernel.org X-Gm-Message-State: AOJu0Yyek7Id2d976s/66UWqiz+Gm4YLJ9g0MgppPK7psVW932htG7Jp Caq+SEtMdDZPrFBuOQLDLB3fsC6IeTF489EsWRDWaCe2N3m/b5bzB9PtrwhRrA== X-Google-Smtp-Source: AGHT+IFNQ0WywxJScoB1okGv8SlygVhcsYIeOTSbtTWqDzvqCcmKgVOc2GfwIiZyeIV6XO2xvKyTmQ== X-Received: by 2002:a17:902:c94a:b0:20b:968e:2585 with SMTP id d9443c01a7336-20bfdf80044mr35741085ad.6.1728029588048; Fri, 04 Oct 2024 01:13:08 -0700 (PDT) Received: from fshao-p620.tpe.corp.google.com ([2401:fa00:1:10:73bb:cecf:e651:2ce6]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-20beefad264sm19401305ad.205.2024.10.04.01.13.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 04 Oct 2024 01:13:07 -0700 (PDT) From: Fei Shao To: AngeloGioacchino Del Regno , Matthias Brugger Cc: Fei Shao , Conor Dooley , Krzysztof Kozlowski , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org Subject: [PATCH v3 8/9] arm64: dts: mediatek: mt8188: Add DP-INTF nodes Date: Fri, 4 Oct 2024 16:12:00 +0800 Message-ID: <20241004081218.55962-9-fshao@chromium.org> X-Mailer: git-send-email 2.47.0.rc0.187.ge670bccf7e-goog In-Reply-To: <20241004081218.55962-1-fshao@chromium.org> References: <20241004081218.55962-1-fshao@chromium.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the primary and secondary dp-intf nodes. These DP-INTF hardware IPs are the sink of the vdosys0 and vdosys1 display pipelines for the internal and external displays, respectively. Individual board device tree should enable the nodes and connect input and output ports as needed. Signed-off-by: Fei Shao Reviewed-by: AngeloGioacchino Del Regno --- (no changes since v1) arch/arm64/boot/dts/mediatek/mt8188.dtsi | 26 ++++++++++++++++++++++++ 1 file changed, 26 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8188.dtsi b/arch/arm64/boot/dts= /mediatek/mt8188.dtsi index ec12617ea925..8864f1ead663 100644 --- a/arch/arm64/boot/dts/mediatek/mt8188.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8188.dtsi @@ -24,6 +24,8 @@ / { #size-cells =3D <2>; =20 aliases { + dp-intf0 =3D &dp_intf0; + dp-intf1 =3D &dp_intf1; ethdr0 =3D ðdr0; gce0 =3D &gce0; gce1 =3D &gce1; @@ -2480,6 +2482,18 @@ disp_dsi1: dsi@1c012000 { status =3D "disabled"; }; =20 + dp_intf0: dp-intf@1c015000 { + compatible =3D "mediatek,mt8188-dp-intf"; + reg =3D <0 0x1c015000 0 0x1000>; + clocks =3D <&vdosys0 CLK_VDO0_DP_INTF0_DP_INTF>, + <&vdosys0 CLK_VDO0_DP_INTF0>, + <&apmixedsys CLK_APMIXED_TVDPLL1>; + clock-names =3D "pixel", "engine", "pll"; + interrupts =3D ; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS0>; + status =3D "disabled"; + }; + mutex0: mutex@1c016000 { compatible =3D "mediatek,mt8188-disp-mutex"; reg =3D <0 0x1c016000 0 0x1000>; @@ -2745,6 +2759,18 @@ merge4: merge@1c110000 { mediatek,merge-fifo-en; }; =20 + dp_intf1: dp-intf@1c113000 { + compatible =3D "mediatek,mt8188-dp-intf"; + reg =3D <0 0x1c113000 0 0x1000>; + clocks =3D <&vdosys1 CLK_VDO1_DPINTF>, + <&vdosys1 CLK_VDO1_DP_INTF0_MMCK>, + <&apmixedsys CLK_APMIXED_TVDPLL2>; + clock-names =3D "pixel", "engine", "pll"; + interrupts =3D ; + power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS1>; + status =3D "disabled"; + }; + ethdr0: ethdr@1c114000 { compatible =3D "mediatek,mt8188-disp-ethdr", "mediatek,mt8195-disp-ethd= r"; reg =3D <0 0x1c114000 0 0x1000>, --=20 2.47.0.rc0.187.ge670bccf7e-goog From nobody Thu Nov 28 04:37:39 2024 Received: from mail-pl1-f182.google.com (mail-pl1-f182.google.com [209.85.214.182]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id ABF7E140360 for ; Fri, 4 Oct 2024 08:13:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.182 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728029593; cv=none; b=TxGavgftGtxyF2Ixra7rYLn5g16DWH3mseo65wAqXajIhWypfFdSVGIHDaFC5Jb7hXcZFpx61SaPK1PriawPj2gnvn4kiOHX9sEbXpeM80uB3snsp1nddNHSDpVTG57ckH3gygdyOYZvGQ3o6gRNbEe7cGiu0NvyI9qXCU6fIAU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728029593; c=relaxed/simple; bh=uxyWLD5dh7h0Mh0aBVTfxH5YILsrVLKXtv94ykKER5I=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=FxfEIW/v+tDrfT8FPpZa2U0qmneswm4VTNdmnul3pkXJamJ5sN/CKYqMChfHeBfPA74rSRcm0VmTgQ5XLuJvRpvUFnNyFhUE0skIHhc6opAKtfJ7o2D7Yo+AuOKcaz9crH/P58vglDZU89xxuB14JWguem/yEks4RXpXtwbq9Ws= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=chromium.org; spf=pass smtp.mailfrom=chromium.org; dkim=pass (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b=SLznpBWl; arc=none smtp.client-ip=209.85.214.182 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=chromium.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=chromium.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b="SLznpBWl" Received: by mail-pl1-f182.google.com with SMTP id d9443c01a7336-20b0b2528d8so20935095ad.2 for ; Fri, 04 Oct 2024 01:13:11 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; t=1728029591; x=1728634391; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=GN85sCKrVOA3tu4HmVxI2QI8ZoLBkf3gydcFUAN5vhA=; b=SLznpBWljOohzvu6mp/NWiFu7XEnmZrpTG4ZimrWZmQ+E0DPKqggPENYz+Os/X+lwE FQ+4AGxhvpY1RjvGhzhz5xLz8wfyrBWJyLmm2hL39cd6T4TRzM9tiXQKFrinVlugD8Od /tPSIod/CEylvyViwNv1SSGLK/skWn0F2ECXE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1728029591; x=1728634391; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=GN85sCKrVOA3tu4HmVxI2QI8ZoLBkf3gydcFUAN5vhA=; b=fWldSD/+I92DqP6XSXLBbYY66De7gKVv++fRVwu/dNFNFyYoFV1iIKYs9IfRyYjxOP uE2q6JoKze4VsRTlO2kd58Yc+VsFFTz7acz1OTqVDPonQqCVoREVPP7drgvYQW+Eg79U RbMXeUIHgbOb1867biPGcqn9CTaC04eoTBeoa7Rg9byUNghDoK0omRl0CHOikR2GwTMk ZsiNrlPv//WE4oPzbeducAnevaMmit82SQ425DWv1nth2Dr1xSxW3FSuRO2NzgBVREUS MZ3T5i41JvEw63eBfaf2hH3YEGbLF2f2vHe+CyI2IkwapxqQwZ87QEG6EaeC6cIVXXSD eliA== X-Forwarded-Encrypted: i=1; AJvYcCXZPvTAY102gdq+7uF8RZer2Gtxl1MX0/Pnj5N2tPkERrL0t5gFWCNfxwJn64vBw6Ng2nu92zip4h2fxYs=@vger.kernel.org X-Gm-Message-State: AOJu0YxtX/4zepzpkJl7vOJF9/0VQU547g29d62R4NVd6HWt3lCCfpqO 8mbdJrjVrPzR0k7PX9Tj7RtxZhG0D9+2IbyqRxQrv5xaRjjln1U59UQ4sSF6/g== X-Google-Smtp-Source: AGHT+IE6hBhfSi7O3sSuEyG5gBp6fSKltdiW7DF90nxxWftNyyRn2q94R5o8RRcdXS8Hi7NBzU9KiQ== X-Received: by 2002:a17:903:2349:b0:20b:c1e4:2d77 with SMTP id d9443c01a7336-20bfe494b6dmr27155845ad.38.1728029590960; Fri, 04 Oct 2024 01:13:10 -0700 (PDT) Received: from fshao-p620.tpe.corp.google.com ([2401:fa00:1:10:73bb:cecf:e651:2ce6]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-20beefad264sm19401305ad.205.2024.10.04.01.13.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 04 Oct 2024 01:13:10 -0700 (PDT) From: Fei Shao To: AngeloGioacchino Del Regno , Matthias Brugger Cc: Fei Shao , Conor Dooley , Krzysztof Kozlowski , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org Subject: [PATCH v3 9/9] arm64: dts: mediatek: mt8188: Add eDP and DP TX nodes Date: Fri, 4 Oct 2024 16:12:01 +0800 Message-ID: <20241004081218.55962-10-fshao@chromium.org> X-Mailer: git-send-email 2.47.0.rc0.187.ge670bccf7e-goog In-Reply-To: <20241004081218.55962-1-fshao@chromium.org> References: <20241004081218.55962-1-fshao@chromium.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add edp-tx and dp-tx nodes for the Embedded DisplayPort (eDP) and DisplayPort ports to connect to DP-INTF ports and panels, and add the efuse cell for the DP calibration data. Individual board device tree should enable the nodes and connect input and output ports as needed. Signed-off-by: Fei Shao Reviewed-by: AngeloGioacchino Del Regno --- (no changes since v1) arch/arm64/boot/dts/mediatek/mt8188.dtsi | 26 ++++++++++++++++++++++++ 1 file changed, 26 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8188.dtsi b/arch/arm64/boot/dts= /mediatek/mt8188.dtsi index 8864f1ead663..3b71d01d41cf 100644 --- a/arch/arm64/boot/dts/mediatek/mt8188.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8188.dtsi @@ -2021,6 +2021,10 @@ efuse: efuse@11f20000 { #address-cells =3D <1>; #size-cells =3D <1>; =20 + dp_calib_data: dp-calib@1a0 { + reg =3D <0x1a0 0xc>; + }; + lvts_efuse_data1: lvts1-calib@1ac { reg =3D <0x1ac 0x40>; }; @@ -2882,5 +2886,27 @@ padding7: padding@1c124000 { power-domains =3D <&spm MT8188_POWER_DOMAIN_VDOSYS1>; mediatek,gce-client-reg =3D <&gce0 SUBSYS_1c12XXXX 0x4000 0x1000>; }; + + edp_tx: edp-tx@1c500000 { + compatible =3D "mediatek,mt8188-edp-tx"; + reg =3D <0 0x1c500000 0 0x8000>; + interrupts =3D ; + nvmem-cells =3D <&dp_calib_data>; + nvmem-cell-names =3D "dp_calibration_data"; + power-domains =3D <&spm MT8188_POWER_DOMAIN_EDP_TX>; + max-linkrate-mhz =3D <8100>; + status =3D "disabled"; + }; + + dp_tx: dp-tx@1c600000 { + compatible =3D "mediatek,mt8188-dp-tx"; + reg =3D <0 0x1c600000 0 0x8000>; + interrupts =3D ; + nvmem-cells =3D <&dp_calib_data>; + nvmem-cell-names =3D "dp_calibration_data"; + power-domains =3D <&spm MT8188_POWER_DOMAIN_DP_TX>; + max-linkrate-mhz =3D <5400>; + status =3D "disabled"; + }; }; }; --=20 2.47.0.rc0.187.ge670bccf7e-goog