From nobody Thu Nov 28 05:33:16 2024 Received: from DU2PR03CU002.outbound.protection.outlook.com (mail-northeuropeazon11012010.outbound.protection.outlook.com [52.101.66.10]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3F1A01547E2; Thu, 3 Oct 2024 16:49:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.66.10 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1727974187; cv=fail; b=NHlZH7907NDsE52+m1Ws/gveIlVRMjgUKErUn4aQ5jvpPWTc6FjHqT9KDbGHkZVFdItKYz+II4owTo6JC1Kyuu3xugMqA2MOwnCW60Q4mKW0yX2U3n8XYmBAY3TXyDL8AjUK7iJ0l+K1jM8vjrGJ0KsuV74pWrGSKbljJXEtc8w= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1727974187; c=relaxed/simple; bh=Mcv7XlZXhlOs9sRMfhY0pH5jr+3MtKja87Oad+Xwtm8=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=YGCgm49Hb0fvCr9+E1pZc97pjRUO0Cfeijdmdvc3dJLlikt4ETsxRQvaEi0XnriI95cAZGM5Xoaw6qEWKYPMk2SdmRFbQW3lcAZJi6g7BGetWO/LR+gU82okDzdu/ki3YeNvjtR/4FDYvwD7mM7UmqsjnD8BNcD4pr23AHC4GgI= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=axis.com; spf=pass smtp.mailfrom=axis.com; dkim=pass (1024-bit key) header.d=axis.com header.i=@axis.com header.b=fGgYDOj7; arc=fail smtp.client-ip=52.101.66.10 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=axis.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=axis.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=axis.com header.i=@axis.com header.b="fGgYDOj7" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=mw3S2HzHFqKT2uBhYireQY17zchPxgShCks+idqZ/WrujhaR3je5XLoHBovz1mJz8WAOSyt3axoAEGyQ5XQj2U5/rA3DYVtDaompVdjIKoXmlZ4K58r+GZwNy9uDPyKO0dO0+DM9EFApLsIVfcQYKKaT+IMr5i2/DHdl5G8Bl2mlQEMgTY718Qb+mefoD/kM608wYsb0xI1bVJm6Tg7RFBx/P4v2nh68oI/1/sv3AijujRsxUO39D6g2Z5uusenkl/+jSOUiUo6Tv/5sBTWXddVwcrE3KjG7Sym3utJLF124z9Qf7OJV3CIdPy0Qq8f63EQriNmsHkAR6yjShxoRcA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Z2WWPnhVMyLkY4KhixVxW9n04gCquFZFiB31j54kx5s=; b=cIGgByVNhGvcZxqeNne8KOOUkNN4Vqc5ZrpWZWo2oUUNMIOkMBA+jiokG8lCFUIyvUXdVC8M92UvYBZOZzSNDXCq6xpjTGxTNqFJ+ucxmDRaFScsy1zEoLFJKY5bXm3t1JFFx2ydUPjdsZXHjQ68MLd08RwC3L3ge8o9bhnPoYOSLa+lw4YoZZnAmON5vzOTMKA33tlO3OkE3KZCAYxf/UrkV2AuoSsMgN7gxx2LSnwqBDKPiNSO4lx24pMAPpD5D2UEhYtn3PCHNXbRljb9o4CD3a5UtJMovoAwBf3S9LUNqBivCCLZwJj7nIY6JTp7UYgWVifTJ32H+qGVFGNmrA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 195.60.68.100) smtp.rcpttodomain=kernel.org smtp.mailfrom=axis.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=axis.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=axis.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Z2WWPnhVMyLkY4KhixVxW9n04gCquFZFiB31j54kx5s=; b=fGgYDOj7//GwcansoZ4KbghponNeA04nL3SnGqZkKnZMtM/b8KLn5cDeoVgp3/wORp4n5U4dLRT0FdUEH0kC7JzbzMraMwQb2q0w8t0p6wI9aq8d7iE3zG4AgTA2diojBSe3HNOukry31IN49+eUhoZCT08xKrtKcpzv2SeEyyM= Received: from DU6P191CA0067.EURP191.PROD.OUTLOOK.COM (2603:10a6:10:53e::9) by AS8PR02MB8616.eurprd02.prod.outlook.com (2603:10a6:20b:54e::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8026.16; Thu, 3 Oct 2024 16:49:42 +0000 Received: from DU6PEPF0000B61B.eurprd02.prod.outlook.com (2603:10a6:10:53e:cafe::61) by DU6P191CA0067.outlook.office365.com (2603:10a6:10:53e::9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8026.17 via Frontend Transport; Thu, 3 Oct 2024 16:49:42 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 195.60.68.100) smtp.mailfrom=axis.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=axis.com; Received-SPF: Pass (protection.outlook.com: domain of axis.com designates 195.60.68.100 as permitted sender) receiver=protection.outlook.com; client-ip=195.60.68.100; helo=mail.axis.com; pr=C Received: from mail.axis.com (195.60.68.100) by DU6PEPF0000B61B.mail.protection.outlook.com (10.167.8.132) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.8026.11 via Frontend Transport; Thu, 3 Oct 2024 16:49:42 +0000 Received: from se-mail01w.axis.com (10.20.40.7) by se-mail01w.axis.com (10.20.40.7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.39; Thu, 3 Oct 2024 18:49:40 +0200 Received: from se-intmail02x.se.axis.com (10.0.5.60) by se-mail01w.axis.com (10.20.40.7) with Microsoft SMTP Server id 15.1.2507.39 via Frontend Transport; Thu, 3 Oct 2024 18:49:40 +0200 Received: from pc48051-2208.se.axis.com (pc48051-2208.se.axis.com [10.96.59.31]) by se-intmail02x.se.axis.com (Postfix) with ESMTP id CA4811F0; Thu, 3 Oct 2024 18:49:40 +0200 (CEST) Received: by pc48051-2208.se.axis.com (Postfix, from userid 21236) id C8C7518E1EC0; Thu, 3 Oct 2024 18:49:40 +0200 (CEST) From: Per-Daniel Olsson To: Jonathan Cameron , Lars-Peter Clausen , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: , , , , , Per-Daniel Olsson Subject: [PATCH 1/2] dt-bindings: iio: light: Document TI OPT4060 RGBW sensor Date: Thu, 3 Oct 2024 18:49:31 +0200 Message-ID: <20241003164932.1162049-2-perdaniel.olsson@axis.com> X-Mailer: git-send-email 2.39.5 In-Reply-To: <20241003164932.1162049-1-perdaniel.olsson@axis.com> References: <20241003164932.1162049-1-perdaniel.olsson@axis.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU6PEPF0000B61B:EE_|AS8PR02MB8616:EE_ X-MS-Office365-Filtering-Correlation-Id: 4a8a4bb9-84fc-41ce-e746-08dce3cb60df X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|82310400026|36860700013|1800799024; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?ykhF9AmeXuagltTPtkTwGc+lTYnqezi3mSvWIYPxoHo1EkyghFsi2kXZLOdA?= =?us-ascii?Q?Hdb+D/K+clIuD1BUtQ43IJitvkaRIyVmOamluDe3EJzcK6nm0cekzdcI3BLd?= =?us-ascii?Q?jPvgB8EFVkwdc1VM8aSqfH7ls012jc2itOJcT8VDj/1oHHXF9+MwF5z78VrY?= =?us-ascii?Q?gDAAHB6nB3SlxPUHm/44uC+QKU9PpNmIEnsXgp77ecKZh7djC8q4iAm1bJKR?= =?us-ascii?Q?pqB8Ub/HKhHxsz6fIe/edYP/FQDgaP2gdS0IYOQ5VFaehkd9DamNoYUx1P0n?= =?us-ascii?Q?lxwqtG+RVujsdUgSMna5TUodVpKbr1qzqiyL82cZu226elXsSEtizE9f2rP0?= =?us-ascii?Q?X2KZvGxrGv2p2Lpog7kcBHj+WWUxdDbQIYILhFTLwEY7jbZwo8lMMnel5iMR?= =?us-ascii?Q?lM9v/ACSSMYEhebCffAZqjB8geaIjVJoPI3T/6MsQIgKBEPNvMtFmmXyteZo?= =?us-ascii?Q?4pCi9wVz8cgr79kz4RQbJuZqdF6ZuGsWlyXQrfHUEjD8Y7LM8SuNgyYP1Sv6?= =?us-ascii?Q?7+PWAQZWwkwp05KWvMfvKcCxmtmo30ikfQ/BMS+SpAjPrvkbx35fNJyGZfgY?= =?us-ascii?Q?23ljwbUlU+K19uAvdfde1Jd76Qv5U/JQYiKFl5hd5ZAEc2Rqm/0mDSGxO+sR?= =?us-ascii?Q?sfk6Dd8BAQCBLewSPK7BxZI6EvBePNzuQ3DsOrichkXN88GaAfRULWZ5tzQ+?= =?us-ascii?Q?eo98uHPcV/rj9Dp7yFonpvwWPWcvcKp3MQanAoz7Lo2nIPpay4W3ze3KW4Zc?= =?us-ascii?Q?vU3D8YObtmlFsA9xbObzbDmO2H5ta2Ewms6oJYT559N1eauOLAvM2Os0Sv3b?= =?us-ascii?Q?fvX0oYrrdJGLUf7WRdauc946d1SitXzkxHrjEL+SFW16Hafn7HhS+fdaSNMZ?= =?us-ascii?Q?suhFaPNj0ciWk8h0sQhlMSRpAByYuJjmWTCoJxkD6Apukix7vj8McJaLdCGL?= =?us-ascii?Q?fBMK3atQJvyRt9uTvKuTKGyg5vf6PBtV12vHbrColN6bjE4KDuSBS0k/u6JL?= =?us-ascii?Q?XgZEmUTp07wNCBLBpf4t8k1tOxQxhjxfblelnn8eadWWKSU4oItLf9468x6t?= =?us-ascii?Q?8k6NasAG6bomM6nusaeZB1JCbASgkDwYMcVkGzLz3IVBilDa2gMGiaoYc5EP?= =?us-ascii?Q?ULpZG4HT9B8QUk7trDbth3vWdb1M8zCis0Fs2ZWMogpi4PcXit6zNuTqFvI7?= =?us-ascii?Q?1k2B9C/uT1cCaAiDppUBVzCA+ManJWO4BrzTq3OyO4zEgaahdwlHS64vM+jU?= =?us-ascii?Q?2qqlVQLqhLJEDEtax50aSwWwj/rlK8b/hf5Kp4nI0OMvi3u6TR5jqrdw7GRm?= =?us-ascii?Q?ZIYoPjX5hhohI/dclPfhihZJ?= X-Forefront-Antispam-Report: CIP:195.60.68.100;CTRY:SE;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.axis.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(376014)(82310400026)(36860700013)(1800799024);DIR:OUT;SFP:1101; X-OriginatorOrg: axis.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 03 Oct 2024 16:49:42.1982 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 4a8a4bb9-84fc-41ce-e746-08dce3cb60df X-MS-Exchange-CrossTenant-Id: 78703d3c-b907-432f-b066-88f7af9ca3af X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=78703d3c-b907-432f-b066-88f7af9ca3af;Ip=[195.60.68.100];Helo=[mail.axis.com] X-MS-Exchange-CrossTenant-AuthSource: DU6PEPF0000B61B.eurprd02.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR02MB8616 Content-Type: text/plain; charset="utf-8" Add devicetree bindings for the OPT4060 RGBW color sensor. Signed-off-by: Per-Daniel Olsson --- .../bindings/iio/light/ti,opt4060.yaml | 65 +++++++++++++++++++ 1 file changed, 65 insertions(+) create mode 100644 Documentation/devicetree/bindings/iio/light/ti,opt4060.= yaml diff --git a/Documentation/devicetree/bindings/iio/light/ti,opt4060.yaml b/= Documentation/devicetree/bindings/iio/light/ti,opt4060.yaml new file mode 100644 index 000000000000..28fd5136454a --- /dev/null +++ b/Documentation/devicetree/bindings/iio/light/ti,opt4060.yaml @@ -0,0 +1,65 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/iio/light/ti,opt4060.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Texas Instruments OPT4060 RGBW Color Sensor + +maintainers: + - Per-Daniel Olsson + +description: + Texas Instrument RGBW high resolution color sensor over I2C. + https://www.ti.com/lit/gpn/opt4060 + +properties: + compatible: + enum: + - ti,opt4060 + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + vdd-supply: + description: Regulator that provides power to the sensor. + +required: + - compatible + - reg + +allOf: + - if: + properties: + compatible: + contains: + const: ti,opt4060 + then: + properties: + interrupts: + maxItems: 1 + else: + properties: + interrupts: false + +additionalProperties: false + +examples: + - | + #include + i2c { + #address-cells =3D <1>; + #size-cells =3D <0>; + + opt4060@44 { + compatible =3D "ti,opt4060"; + reg =3D <0x44>; + vdd-supply =3D <&vdd_reg>; + interrupt-parent =3D <&gpio5>; + interrupts =3D <13 IRQ_TYPE_EDGE_FALLING>; + }; + }; +... --=20 2.39.5 From nobody Thu Nov 28 05:33:16 2024 Received: from EUR05-DB8-obe.outbound.protection.outlook.com (mail-db8eur05on2068.outbound.protection.outlook.com [40.107.20.68]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 948F61779A5; Thu, 3 Oct 2024 16:49:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.20.68 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1727974189; cv=fail; b=flSjDVjCiXIaBCuQSpSE8asW5mGNsae+tjSfuhWKD5q1iTXpg+faFzRyTAv34Lg9ZFUulzn5n4CXIsqbvotrSRMqigoGv4MckFiIS54mahkc5MEjORVQpww6nQcQZFnVoo5CuOnPbeIIoxi3b707lTwOruNnHp4sl7WHKN3Iyzw= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1727974189; c=relaxed/simple; bh=FDYgDD++NBHgBv9EC+UoXtAo71Q9fGuHzA3ojJkhYfY=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=L4DKOs+KZhFomk3FzuXhlOPDIgMGxDWdJrHO+p01K4BrUPUT+ddTkzO+sVarpJBsNRxPw5r3/w6Jv8ZfBVxC5/BNqAZP3MDRoKch9jfJcBqIUy6tsTO5B4QRaK5QeMYlGdxMmxBrteCYF8o2g92QLQD7d8IxBZ38lsM2S2OMToE= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=axis.com; spf=pass smtp.mailfrom=axis.com; dkim=pass (1024-bit key) header.d=axis.com header.i=@axis.com header.b=fXm7W/Hd; arc=fail smtp.client-ip=40.107.20.68 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=axis.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=axis.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=axis.com header.i=@axis.com header.b="fXm7W/Hd" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=jQJqYHlmcSwiloyT1oQehPclkTg5ACn3lQrh7NBQwbqlrPOZBoDHQCuzic3I4m/eIoPj82rRDDFsqYWbfAECtojNCLbnqXhBo2cCPU49m8i2ARNUpts/IBlh406alfb/3SLysM6y8PAj3vxRtVXTDBUa9JtCS0/q6O+N5H/wIYDTLiZ4RG5/t4qQSOyW0fhGrkEfs8AWPk366ttxsUVi08+/1eYop+zGPKgga/+2OWQvJlmFG/ZMSAFfK9uVK2svMPBdH6XH5QRlNYCBn75L1f2Pyr0DDzonHMBB0+YbW1MmCShKEkNwMkQai/bihpRKp5ttw11Mgo/DmIyQbgrfJw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=+jw7rOGaQxUjZsUK9Ro4dNTImp2o1t2SCCNMDcH+gVI=; b=v2n9CW4k9rVE4Lak0OMX1UrL2Bp/fXqefnBYozbmqfTxuGQ4QQNzaRPeP7c/99I3LrTjmW9opA56keqEMgC12rtCcV3/KAvLDMg/IjoUkvCPHn0Y60vehE3eTCJloF96/lC7MlWzbqxEPx3zJmmshdQk6FHUqa9W0TARmMsZaMqTcAWuQLz/xjqAaF1DpNH8HNLW4ctkRFcFHKUO9L9Xew/pdmiLc/Em1k4DYoj8+uFHEZOjqKTFu7me08Xf1WrWfBHwExtH4Lk1ycubYl8GJKTj9mItn/GoLqHqzsT40s6WCCcMB4KhX6g447TG37HbsrUvWUAT2KanassC1kFp0g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 195.60.68.100) smtp.rcpttodomain=kernel.org smtp.mailfrom=axis.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=axis.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=axis.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=+jw7rOGaQxUjZsUK9Ro4dNTImp2o1t2SCCNMDcH+gVI=; b=fXm7W/Hd/OyVWfAbh2ojNC+8iIRpbM2fMrFck+tER+hFPgCbl19OHm+CeX5toNj4HedYOsKBalRNBKDmfn03A6jyJx6QKqrl2qLSlW7iUYhFos+/JUKMmU3UsHFncTnIpiQvSTnXHDUZAe/D1EHS1+5oVNSbWe2lmoWG6cjw+cQ= Received: from DU6P191CA0069.EURP191.PROD.OUTLOOK.COM (2603:10a6:10:53e::22) by AS4PR02MB8184.eurprd02.prod.outlook.com (2603:10a6:20b:4cf::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8026.16; Thu, 3 Oct 2024 16:49:43 +0000 Received: from DU6PEPF0000B61B.eurprd02.prod.outlook.com (2603:10a6:10:53e:cafe::86) by DU6P191CA0069.outlook.office365.com (2603:10a6:10:53e::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8026.17 via Frontend Transport; Thu, 3 Oct 2024 16:49:43 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 195.60.68.100) smtp.mailfrom=axis.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=axis.com; Received-SPF: Pass (protection.outlook.com: domain of axis.com designates 195.60.68.100 as permitted sender) receiver=protection.outlook.com; client-ip=195.60.68.100; helo=mail.axis.com; pr=C Received: from mail.axis.com (195.60.68.100) by DU6PEPF0000B61B.mail.protection.outlook.com (10.167.8.132) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.8026.11 via Frontend Transport; Thu, 3 Oct 2024 16:49:43 +0000 Received: from se-mail01w.axis.com (10.20.40.7) by se-mail01w.axis.com (10.20.40.7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.39; Thu, 3 Oct 2024 18:49:42 +0200 Received: from se-intmail01x.se.axis.com (10.0.5.60) by se-mail01w.axis.com (10.20.40.7) with Microsoft SMTP Server id 15.1.2507.39 via Frontend Transport; Thu, 3 Oct 2024 18:49:42 +0200 Received: from pc48051-2208.se.axis.com (pc48051-2208.se.axis.com [10.96.59.31]) by se-intmail01x.se.axis.com (Postfix) with ESMTP id 58FD223C; Thu, 3 Oct 2024 18:49:42 +0200 (CEST) Received: by pc48051-2208.se.axis.com (Postfix, from userid 21236) id 5498918E1EC0; Thu, 3 Oct 2024 18:49:42 +0200 (CEST) From: Per-Daniel Olsson To: Jonathan Cameron , Lars-Peter Clausen , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: , , , , , Per-Daniel Olsson Subject: [PATCH 2/2] iio: light: Add support for TI OPT4060 color sensor Date: Thu, 3 Oct 2024 18:49:32 +0200 Message-ID: <20241003164932.1162049-3-perdaniel.olsson@axis.com> X-Mailer: git-send-email 2.39.5 In-Reply-To: <20241003164932.1162049-1-perdaniel.olsson@axis.com> References: <20241003164932.1162049-1-perdaniel.olsson@axis.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU6PEPF0000B61B:EE_|AS4PR02MB8184:EE_ X-MS-Office365-Filtering-Correlation-Id: e001dd0f-242e-4039-ddb6-08dce3cb61b8 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|82310400026|1800799024|376014|36860700013; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?f25s/gwjz/aMuirk/RnDyLMPYdsuIZrAcoiXoE0KEWjCqp5n9x824NXuxJTc?= =?us-ascii?Q?KK/a3kuThZpn28I9ZgpBD48P6gUMcqi6P6779lvcRU11G5aCURZfuyU8nJeu?= =?us-ascii?Q?NjwXx/POHQtAVxC2r8ZpSnkFI6uXIuK67z0ETu5cby+T8IRq1PdBfO3afvOm?= =?us-ascii?Q?hj8wEbk4oYk2xWSl/EUv2ovOdKlUPzolldwrPW0fXnilc6mdSF+PIzWJNCBm?= =?us-ascii?Q?sk1UZoQ2ve+Y6QXfZpzidpcEQyFiyWybbKncoAzCeX69c9i871Imxmd0xUoc?= =?us-ascii?Q?Q38Afc9Ru4eN+HyVxOM0ZOqJ+GXGb1GkkG7iRzrBrjz05FSEAfr4YTIvislJ?= =?us-ascii?Q?GfdM19uNeHFhLnBDvM1NJblGBN7nUzYuMb2HWhykVu7ZS7/CRczNcsBcJcfF?= =?us-ascii?Q?cc1kRiLpZhZIsiMq1IXWKPcHXqWqrWJPJImXN4wzYtK8t8+2QNsuoQZJts9D?= =?us-ascii?Q?8WchuMKyRKQoa+k0s0cnbWfORUQvtcH6bqSFdbs2bsIDMf06awM33ZlO/bbM?= =?us-ascii?Q?ngNfHUWZfuyR8rtAnfnAyVEJGBYVMGysurU1kf1f6MsiG6CPHf67+2vyPK6c?= =?us-ascii?Q?w+hSKGkawkQ0EL1TgGa7ClWHyHrsJJ3FOe/rggk2Vd+4jMen0/QKYDDSZCU1?= =?us-ascii?Q?Tck3hHo+Q8puQU0bu+RLsEKbPbwx5JSrb0BR0nr2LEojeV2BNp1zEEPZtFpQ?= =?us-ascii?Q?9haa5bmyY9EVTm7FFPDj6P5C+gQMPizJ0IAAXpVD56oDzOPSGBX8O8sJYu+F?= =?us-ascii?Q?r/+lDjweeZcil62QqEEBOX5QoReQ89QSUjIVvBb0XNygnEKkxJkrdIK9UwuF?= =?us-ascii?Q?/BDLvvX5kWCG9skjKy1Yk0bX4h2z0DRff85qnvFi8C/iYeg6gePXlE2r82Nn?= =?us-ascii?Q?beDfLrWokjJ5o8t9RyhRM202nr9P1myewD2J83WRcitERpyKkVs/hEgBPKj8?= =?us-ascii?Q?Owh5tDorLlqn9E/IW3XpUriumz/lCq8e5eBIfIIEyEGDMat2rkzy2X8BGIeQ?= =?us-ascii?Q?lUCZ2XZ2z/xlMDRUikVrZdWfMAH9j+CSGtzR74bTHj0tThUr+JqVT2j6wI5v?= =?us-ascii?Q?dicq8PGR4NXLSSrwLZ/2VfpQUfQLP5glX2UH7YXrUgZnXkNa5W+l7D2vzW+p?= =?us-ascii?Q?O+UJsfEcDfJPkccQufbo+K37ZxjCwpAVFSw58CRVwgpEYXSKgOVZxhWo7/AD?= =?us-ascii?Q?jk21Kw1RgtnGG/HCmQI6cVqJGKmZXfuSXU4iATf7vIH+E40f5t/7iaGNASpi?= =?us-ascii?Q?bGL43KQQkaNnAjQUpnWmyJpc76QGyVkMzMm7dJSV4lbhIoxio2/7i5qkxR7E?= =?us-ascii?Q?tu9yYwkEIAEn0Z1xCPjPs03wXXoFV/VQjMh//Uxs8mTVTQyK88FJYZMfOo/C?= =?us-ascii?Q?Q/iiPQAa1AppzIXc9SMZthxDWwZO?= X-Forefront-Antispam-Report: CIP:195.60.68.100;CTRY:SE;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.axis.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(82310400026)(1800799024)(376014)(36860700013);DIR:OUT;SFP:1101; X-OriginatorOrg: axis.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 03 Oct 2024 16:49:43.5889 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: e001dd0f-242e-4039-ddb6-08dce3cb61b8 X-MS-Exchange-CrossTenant-Id: 78703d3c-b907-432f-b066-88f7af9ca3af X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=78703d3c-b907-432f-b066-88f7af9ca3af;Ip=[195.60.68.100];Helo=[mail.axis.com] X-MS-Exchange-CrossTenant-AuthSource: DU6PEPF0000B61B.eurprd02.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS4PR02MB8184 Content-Type: text/plain; charset="utf-8" Add support for Texas Instruments OPT4060 RGBW Color sensor. Signed-off-by: Per-Daniel Olsson --- drivers/iio/light/Kconfig | 13 + drivers/iio/light/Makefile | 1 + drivers/iio/light/opt4060.c | 1204 +++++++++++++++++++++++++++++++++++ 3 files changed, 1218 insertions(+) create mode 100644 drivers/iio/light/opt4060.c diff --git a/drivers/iio/light/Kconfig b/drivers/iio/light/Kconfig index 515ff46b5b82..0e2059512157 100644 --- a/drivers/iio/light/Kconfig +++ b/drivers/iio/light/Kconfig @@ -490,6 +490,19 @@ config OPT4001 If built as a dynamically linked module, it will be called opt4001. =20 +config OPT4060 + tristate "Texas Instruments OPT4060 RGBW Color Sensor" + depends on I2C + select REGMAP_I2C + select IIO_BUFFER + select IIO_TRIGGERED_BUFFER + help + If you say Y or M here, you get support for Texas Instruments + OPT4060 RGBW Color Sensor. + + If built as a dynamically linked module, it will be called + opt4060. + config PA12203001 tristate "TXC PA12203001 light and proximity sensor" depends on I2C diff --git a/drivers/iio/light/Makefile b/drivers/iio/light/Makefile index 321010fc0b93..55902b21ec0c 100644 --- a/drivers/iio/light/Makefile +++ b/drivers/iio/light/Makefile @@ -42,6 +42,7 @@ obj-$(CONFIG_MAX44009) +=3D max44009.o obj-$(CONFIG_NOA1305) +=3D noa1305.o obj-$(CONFIG_OPT3001) +=3D opt3001.o obj-$(CONFIG_OPT4001) +=3D opt4001.o +obj-$(CONFIG_OPT4060) +=3D opt4060.o obj-$(CONFIG_PA12203001) +=3D pa12203001.o obj-$(CONFIG_ROHM_BU27008) +=3D rohm-bu27008.o obj-$(CONFIG_ROHM_BU27034) +=3D rohm-bu27034.o diff --git a/drivers/iio/light/opt4060.c b/drivers/iio/light/opt4060.c new file mode 100644 index 000000000000..74d26bb39e47 --- /dev/null +++ b/drivers/iio/light/opt4060.c @@ -0,0 +1,1204 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (C) 2024 Axis Communications AB + * + * Datasheet: https://www.ti.com/lit/gpn/opt4060 + * + * Device driver for the Texas Instruments OPT4060 RGBW Color Sensor. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define OPT_4060_DRV_NAME "opt4060" + +/* OPT4060 register set */ +#define OPT4060_RED_MSB 0x00 +#define OPT4060_RED_LSB 0x01 +#define OPT4060_GREEN_MSB 0x02 +#define OPT4060_GREEN_LSB 0x03 +#define OPT4060_BLUE_MSB 0x04 +#define OPT4060_BLUE_LSB 0x05 +#define OPT4060_CLEAR_MSB 0x06 +#define OPT4060_CLEAR_LSB 0x07 +#define OPT4060_THRESHOLD_LOW 0x08 +#define OPT4060_THRESHOLD_HIGH 0x09 +#define OPT4060_CTRL 0x0a +#define OPT4060_INT_CTRL 0x0b +#define OPT4060_RES_CTRL 0x0c +#define OPT4060_DEVICE_ID 0x11 + +/* OPT4060 register mask */ +#define OPT4060_EXPONENT_MASK GENMASK(15, 12) +#define OPT4060_MSB_MASK GENMASK(11, 0) +#define OPT4060_LSB_MASK GENMASK(15, 8) +#define OPT4060_COUNTER_MASK GENMASK(7, 4) +#define OPT4060_CRC_MASK GENMASK(3, 0) + +/* OPT4060 device id mask */ +#define OPT4060_DEVICE_ID_MASK GENMASK(11, 0) + +/* OPT4060 control register masks */ +#define OPT4060_CTRL_QWAKE_MASK BIT(15) +#define OPT4060_CTRL_RANGE_MASK GENMASK(13, 10) +#define OPT4060_CTRL_CONV_TIME_MASK GENMASK(9, 6) +#define OPT4060_CTRL_OPER_MODE_MASK GENMASK(5, 4) +#define OPT4060_CTRL_LATCH_MASK BIT(3) +#define OPT4060_CTRL_INT_POL_MASK BIT(2) +#define OPT4060_CTRL_FAULT_COUNT_MASK GENMASK(1, 0) + +/* OPT4060 interrupt control register masks */ +#define OPT4060_INT_CTRL_THRESH_SEL GENMASK(6, 5) +#define OPT4060_INT_CTRL_OUTPUT BIT(4) +#define OPT4060_INT_CTRL_INT_CFG GENMASK(3, 2) +#define OPT4060_INT_CTRL_THRESHOLD 0x0 +#define OPT4060_INT_CTRL_NEXT_CH 0x1 +#define OPT4060_INT_CTRL_ALL_CH 0x3 + +/* OPT4060 result control register masks */ +#define OPT4060_RES_CTRL_OVERLOAD BIT(3) +#define OPT4060_RES_CTRL_CONV_READY BIT(2) +#define OPT4060_RES_CTRL_FLAG_H BIT(1) +#define OPT4060_RES_CTRL_FLAG_L BIT(0) + +/* OPT4060 constants */ +#define OPT4060_DEVICE_ID_VAL 0x821 + +/* OPT4060 operating modes */ +#define OPT4060_CTRL_OPER_MODE_OFF 0x0 +#define OPT4060_CTRL_OPER_MODE_FORCED 0x1 +#define OPT4060_CTRL_OPER_MODE_ONE_SHOT 0x2 +#define OPT4060_CTRL_OPER_MODE_CONTINUOUS 0x3 + +/* OPT4060 conversion control register definitions */ +#define OPT4060_CTRL_CONVERSION_0_6MS 0x0 +#define OPT4060_CTRL_CONVERSION_1MS 0x1 +#define OPT4060_CTRL_CONVERSION_1_8MS 0x2 +#define OPT4060_CTRL_CONVERSION_3_4MS 0x3 +#define OPT4060_CTRL_CONVERSION_6_5MS 0x4 +#define OPT4060_CTRL_CONVERSION_12_7MS 0x5 +#define OPT4060_CTRL_CONVERSION_25MS 0x6 +#define OPT4060_CTRL_CONVERSION_50MS 0x7 +#define OPT4060_CTRL_CONVERSION_100MS 0x8 +#define OPT4060_CTRL_CONVERSION_200MS 0x9 +#define OPT4060_CTRL_CONVERSION_400MS 0xa +#define OPT4060_CTRL_CONVERSION_800MS 0xb + +/* OPT4060 fault count control register definitions */ +#define OPT4060_CTRL_FAULT_COUNT_1 0x0 +#define OPT4060_CTRL_FAULT_COUNT_2 0x1 +#define OPT4060_CTRL_FAULT_COUNT_4 0x2 +#define OPT4060_CTRL_FAULT_COUNT_8 0x3 + +/* OPT4060 scale light level range definitions */ +#define OPT4060_CTRL_LIGHT_SCALE_AUTO 12 + +/* OPT4060 default values */ +#define OPT4060_DEFAULT_CONVERSION_TIME OPT4060_CTRL_CONVERSION_50MS + +/** + * enum opt4060_chan_type - OPT4060 channel types + * @OPT4060_RED: Red channel. + * @OPT4060_GREEN: Green channel. + * @OPT4060_BLUE: Blue channel. + * @OPT4060_CLEAR: Clear (white) channel. + * @OPT4060_NUM_CHANS: Number of channel types. + */ +enum opt4060_chan_type { + OPT4060_RED, + OPT4060_GREEN, + OPT4060_BLUE, + OPT4060_CLEAR, + OPT4060_NUM_CHANS +}; + +struct opt4060_chip { + struct regmap *regmap; + struct device *dev; + struct iio_trigger *data_trig; + bool data_trigger_active; + struct iio_trigger *threshold_trig; + bool threshold_trigger_active; + u8 int_time; + int irq; + struct completion completion; + bool thresh_event_lo_active; + bool thresh_event_hi_active; +}; + +struct opt4060_channel_factor { + u32 mul; + u32 div; +}; + +struct opt4060_buffer { + u32 chan[OPT4060_NUM_CHANS]; + s64 ts; +}; + +static const struct opt4060_channel_factor opt4060_channel_factors[] =3D { + { + /* RED 2.4 * 2.15e-3 */ + .mul =3D 516, + .div =3D 100000, + }, { + /* GREEN 1.0 * 2.15e-3 */ + .mul =3D 215, + .div =3D 100000, + }, { + /* BLUE 1.3 * 2.15e-3 */ + .mul =3D 258, + .div =3D 100000, + }, { + /* CLEAR 1.0 * 2.15e-3 */ + .mul =3D 215, + .div =3D 100000, + }, +}; + +static const int opt4060_int_time_available[][2] =3D { + { 0, 600 }, + { 0, 1000 }, + { 0, 1800 }, + { 0, 3400 }, + { 0, 6500 }, + { 0, 12700 }, + { 0, 25000 }, + { 0, 50000 }, + { 0, 100000 }, + { 0, 200000 }, + { 0, 400000 }, + { 0, 800000 }, +}; + +/* + * Conversion time is integration time + time to set register + * this is used as integration time. + */ +static const int opt4060_int_time_reg[][2] =3D { + { 600, OPT4060_CTRL_CONVERSION_0_6MS }, + { 1000, OPT4060_CTRL_CONVERSION_1MS }, + { 1800, OPT4060_CTRL_CONVERSION_1_8MS }, + { 3400, OPT4060_CTRL_CONVERSION_3_4MS }, + { 6500, OPT4060_CTRL_CONVERSION_6_5MS }, + { 12700, OPT4060_CTRL_CONVERSION_12_7MS }, + { 25000, OPT4060_CTRL_CONVERSION_25MS }, + { 50000, OPT4060_CTRL_CONVERSION_50MS }, + { 100000, OPT4060_CTRL_CONVERSION_100MS }, + { 200000, OPT4060_CTRL_CONVERSION_200MS }, + { 400000, OPT4060_CTRL_CONVERSION_400MS }, + { 800000, OPT4060_CTRL_CONVERSION_800MS }, +}; + +static int opt4060_als_time_to_index(const u32 als_integration_time) +{ + int i; + + for (i =3D 0; i < ARRAY_SIZE(opt4060_int_time_available); i++) { + if (als_integration_time =3D=3D opt4060_int_time_available[i][1]) + return i; + } + + return -EINVAL; +} + +static u8 opt4060_calculate_crc(u8 exp, u32 mantissa, u8 count) +{ + u8 crc; + + crc =3D (hweight32(mantissa) + hweight32(exp) + hweight32(count)) % 2; + crc |=3D ((hweight32(mantissa & 0xAAAAA) + hweight32(exp & 0xA) + + hweight32(count & 0xA)) % 2) << 1; + crc |=3D ((hweight32(mantissa & 0x88888) + hweight32(exp & 0x8) + + hweight32(count & 0x8)) % 2) << 2; + crc |=3D (hweight32(mantissa & 0x80808) % 2) << 3; + + return crc; +} + +static int opt4060_set_int_state(struct opt4060_chip *chip, u32 state) +{ + int ret; + unsigned int regval; + + regval =3D FIELD_PREP(OPT4060_INT_CTRL_INT_CFG, state); + ret =3D regmap_update_bits(chip->regmap, OPT4060_INT_CTRL, + OPT4060_INT_CTRL_INT_CFG, regval); + if (ret) + dev_err(chip->dev, "Failed to set interrupt config\n"); + return ret; +} + +static int opt4060_trigger_one_shot(struct opt4060_chip *chip) +{ + int ret; + unsigned int ctrl_reg; + + /* Enable interrupt for conversion ready of all channels */ + ret =3D opt4060_set_int_state(chip, OPT4060_INT_CTRL_ALL_CH); + if (ret) + return ret; + + ret =3D regmap_read(chip->regmap, OPT4060_CTRL, &ctrl_reg); + if (ret < 0) { + dev_err(chip->dev, "Failed to read ctrl register\n"); + return ret; + } + + /* Trigger a one shot measurement by writing CRTL register */ + ret =3D regmap_write(chip->regmap, OPT4060_CTRL, ctrl_reg); + if (ret) + dev_err(chip->dev, "Failed to set ctrl register\n"); + + return ret; +} + +static int opt4060_set_continous_mode(struct opt4060_chip *chip, + bool continuous) +{ + u16 reg; + int ret; + + if (continuous) + reg =3D FIELD_PREP(OPT4060_CTRL_OPER_MODE_MASK, + OPT4060_CTRL_OPER_MODE_CONTINUOUS); + else + reg =3D FIELD_PREP(OPT4060_CTRL_OPER_MODE_MASK, + OPT4060_CTRL_OPER_MODE_ONE_SHOT); + + ret =3D regmap_update_bits(chip->regmap, OPT4060_CTRL, + OPT4060_CTRL_OPER_MODE_MASK, reg); + if (ret) + dev_err(chip->dev, "Failed to set configuration\n"); + + return ret; +} + +static int opt4060_read_raw_value(struct opt4060_chip *chip, + unsigned long address, u32 *raw) +{ + int ret; + u32 result; + u16 msb; + u16 lsb; + u8 exp; + u8 count; + u8 crc; + u8 calc_crc; + u32 mantissa_raw; + + ret =3D regmap_bulk_read(chip->regmap, address, &result, 2); + if (ret) + dev_err(chip->dev, "Reading channel data failed\n"); + else { + count =3D FIELD_GET(OPT4060_COUNTER_MASK, result >> 16); + crc =3D FIELD_GET(OPT4060_CRC_MASK, result >> 16); + lsb =3D FIELD_GET(OPT4060_LSB_MASK, result >> 16); + exp =3D FIELD_GET(OPT4060_EXPONENT_MASK, result); + msb =3D FIELD_GET(OPT4060_MSB_MASK, result); + mantissa_raw =3D (msb << 8) + lsb; + calc_crc =3D opt4060_calculate_crc(exp, mantissa_raw, count); + if (calc_crc !=3D crc) + return -EIO; + + *raw =3D mantissa_raw << exp; + } + return ret; +} + +static int opt4060_read_chan_value(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan, + int *val, int *val2, bool processed) +{ + struct opt4060_chip *chip =3D iio_priv(indio_dev); + u32 adc_raw; + int ret; + /* Set timeout to two times the integration time multiplied by channel co= unt. */ + unsigned int timeout_us =3D 2 * OPT4060_NUM_CHANS * + opt4060_int_time_reg[chip->int_time][0]; + + if (chip->irq) { + reinit_completion(&chip->completion); + ret =3D opt4060_trigger_one_shot(chip); + if (ret) + return ret; + if (wait_for_completion_timeout(&chip->completion, + usecs_to_jiffies(timeout_us)) =3D=3D 0) + dev_info(chip->dev, "Completion timed out.\n"); + } + + ret =3D opt4060_read_raw_value(chip, chan->address, &adc_raw); + if (ret) { + dev_err(chip->dev, "Reading raw channel data failed\n"); + return ret; + } + if (processed) { + u32 lux_raw; + u32 rem; + u32 mul =3D opt4060_channel_factors[chan->scan_index].mul; + u32 div =3D opt4060_channel_factors[chan->scan_index].div; + + lux_raw =3D adc_raw * mul; + *val =3D div_u64_rem(lux_raw, div, &rem); + *val2 =3D rem * div_u64(div, 10); + return IIO_VAL_INT_PLUS_NANO; + } + *val =3D adc_raw; + *val2 =3D 0; + return IIO_VAL_INT; +} + +static int opt4060_set_conf(struct opt4060_chip *chip) +{ + u16 reg; + int ret; + + reg =3D FIELD_PREP(OPT4060_CTRL_RANGE_MASK, + OPT4060_CTRL_LIGHT_SCALE_AUTO); + reg |=3D FIELD_PREP(OPT4060_CTRL_CONV_TIME_MASK, chip->int_time); + if (chip->irq) + reg |=3D FIELD_PREP(OPT4060_CTRL_OPER_MODE_MASK, + OPT4060_CTRL_OPER_MODE_ONE_SHOT); + else + reg |=3D FIELD_PREP(OPT4060_CTRL_OPER_MODE_MASK, + OPT4060_CTRL_OPER_MODE_CONTINUOUS); + reg |=3D OPT4060_CTRL_QWAKE_MASK | OPT4060_CTRL_LATCH_MASK; + + ret =3D regmap_write(chip->regmap, OPT4060_CTRL, reg); + if (ret) + dev_err(chip->dev, "Failed to set configuration\n"); + + return ret; +} + +static int opt4060_power_down(struct opt4060_chip *chip) +{ + int ret; + unsigned int reg; + + ret =3D regmap_read(chip->regmap, OPT4060_DEVICE_ID, ®); + if (ret) { + dev_err(chip->dev, "Failed to read configuration\n"); + return ret; + } + + /* MODE_OFF is 0x0 so just set bits to 0 */ + reg &=3D ~OPT4060_CTRL_OPER_MODE_MASK; + + ret =3D regmap_write(chip->regmap, OPT4060_CTRL, reg); + if (ret) + dev_err(chip->dev, "Failed to power down\n"); + + return ret; +} + +static void opt4060_chip_off_action(void *data) +{ + struct opt4060_chip *chip =3D data; + + opt4060_power_down(chip); +} + +#define OPT4060_CHAN(color) \ +{ \ + .type =3D IIO_LIGHT, \ + .modified =3D 1, \ + .channel2 =3D IIO_MOD_LIGHT_##color, \ + .info_mask_separate =3D BIT(IIO_CHAN_INFO_PROCESSED) | \ + BIT(IIO_CHAN_INFO_RAW), \ + .info_mask_shared_by_all =3D BIT(IIO_CHAN_INFO_INT_TIME), \ + .info_mask_shared_by_all_available =3D BIT(IIO_CHAN_INFO_INT_TIME), \ + .address =3D OPT4060_##color##_MSB, \ + .scan_index =3D OPT4060_##color, \ + .scan_type =3D { \ + .sign =3D 'u', \ + .realbits =3D 32, \ + .storagebits =3D 32, \ + .endianness =3D IIO_LE, \ + }, \ + .event_spec =3D opt4060_event_spec, \ + .num_event_specs =3D ARRAY_SIZE(opt4060_event_spec), \ +} + +static const struct iio_event_spec opt4060_event_spec[] =3D { + { + .type =3D IIO_EV_TYPE_THRESH, + .dir =3D IIO_EV_DIR_RISING, + .mask_separate =3D BIT(IIO_EV_INFO_VALUE) | + BIT(IIO_EV_INFO_ENABLE), + }, { + .type =3D IIO_EV_TYPE_THRESH, + .dir =3D IIO_EV_DIR_FALLING, + .mask_separate =3D BIT(IIO_EV_INFO_VALUE) | + BIT(IIO_EV_INFO_ENABLE), + }, { + .type =3D IIO_EV_TYPE_THRESH, + .dir =3D IIO_EV_DIR_EITHER, + .mask_separate =3D BIT(IIO_EV_INFO_PERIOD), + }, +}; + +static const struct iio_chan_spec opt4060_channels[] =3D { + OPT4060_CHAN(RED), + OPT4060_CHAN(GREEN), + OPT4060_CHAN(BLUE), + OPT4060_CHAN(CLEAR), + IIO_CHAN_SOFT_TIMESTAMP(OPT4060_NUM_CHANS), +}; + +static int opt4060_read_raw(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan, + int *val, int *val2, long mask) +{ + struct opt4060_chip *chip =3D iio_priv(indio_dev); + + switch (mask) { + case IIO_CHAN_INFO_RAW: + return opt4060_read_chan_value(indio_dev, chan, val, val2, + false); + case IIO_CHAN_INFO_PROCESSED: + return opt4060_read_chan_value(indio_dev, chan, val, val2, + true); + case IIO_CHAN_INFO_INT_TIME: + *val =3D 0; + *val2 =3D opt4060_int_time_reg[chip->int_time][0]; + return IIO_VAL_INT_PLUS_MICRO; + default: + return -EINVAL; + } +} + +static int opt4060_write_raw(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan, + int val, int val2, long mask) +{ + struct opt4060_chip *chip =3D iio_priv(indio_dev); + int int_time; + + switch (mask) { + case IIO_CHAN_INFO_INT_TIME: + int_time =3D opt4060_als_time_to_index(val2); + if (int_time < 0) + return int_time; + chip->int_time =3D int_time; + return opt4060_set_conf(chip); + default: + return -EINVAL; + } +} + +static int opt4060_write_raw_get_fmt(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan, + long mask) +{ + switch (mask) { + case IIO_CHAN_INFO_INT_TIME: + return IIO_VAL_INT_PLUS_MICRO; + default: + return -EINVAL; + } +} + +static u32 opt4060_calc_th_reg(u32 adc_val) +{ + u32 th_val, th_exp; + u32 bits; + /* The threshold registers take 4 bits of exponent and 12 bits of data*/ + /* ADC =3D TH_VAL << (8 + TH_EXP) */ + + bits =3D fls(adc_val); + + if (bits > 31) + th_exp =3D 11; /* Maximum exponent */ + else if (bits > 20) + th_exp =3D bits - 20; + else + th_exp =3D 0; + th_val =3D (adc_val >> (8 + th_exp)) & 0xfff; + + return (th_exp << 12) + th_val; +} + +static u32 opt4060_calc_val_from_th_reg(u32 th_reg) +{ + /* The threshold registers take 4 bits of exponent and 12 bits of data*/ + /* ADC =3D TH_VAL << (8 + TH_EXP) */ + u32 th_val, th_exp; + + th_exp =3D (th_reg >> 12) & 0xf; + th_val =3D th_reg & 0xfff; + + return th_val << (8 + th_exp); +} + +static bool opt4060_event_active(struct opt4060_chip *chip) +{ + return chip->thresh_event_lo_active || chip->thresh_event_hi_active; +} + +static int opt4060_read_available(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan, + const int **vals, int *type, int *length, + long mask) +{ + switch (mask) { + case IIO_CHAN_INFO_INT_TIME: + *length =3D ARRAY_SIZE(opt4060_int_time_available) * 2; + *vals =3D (const int *)opt4060_int_time_available; + *type =3D IIO_VAL_INT_PLUS_MICRO; + return IIO_AVAIL_LIST; + + default: + return -EINVAL; + } +} + + +static int opt4060_event_set_state(struct opt4060_chip *chip, bool state) +{ + int ret =3D 0; + + if (state) + ret =3D opt4060_set_continous_mode(chip, true); + else if (!chip->data_trigger_active && chip->irq) + ret =3D opt4060_set_continous_mode(chip, false); + + return ret; +} + +static int opt4060_trigger_set_state(struct iio_trigger *trig, bool state) +{ + struct iio_dev *indio_dev =3D iio_trigger_get_drvdata(trig); + struct opt4060_chip *chip =3D iio_priv(indio_dev); + int ret =3D 0; + + if (indio_dev->trig) { + iio_trigger_put(indio_dev->trig); + indio_dev->trig =3D NULL; + } + + if (state) { + indio_dev->trig =3D iio_trigger_get(trig); + ret =3D opt4060_set_continous_mode(chip, true); + } else if (!opt4060_event_active(chip) && chip->irq) + ret =3D opt4060_set_continous_mode(chip, false); + + if (trig =3D=3D chip->data_trig) { + chip->data_trigger_active =3D state; + chip->threshold_trigger_active =3D !state; + } else if (trig =3D=3D chip->threshold_trig) { + chip->data_trigger_active =3D !state; + chip->threshold_trigger_active =3D state; + } + + return ret; +} + +static ssize_t opt4060_read_ev_period(struct opt4060_chip *chip, int *val, + int *val2) +{ + int ret, pers, fault_count, int_time; + u64 uval; + + int_time =3D opt4060_int_time_reg[chip->int_time][0]; + + ret =3D regmap_read(chip->regmap, OPT4060_CTRL, &fault_count); + if (ret < 0) + return ret; + + fault_count =3D fault_count & OPT4060_CTRL_FAULT_COUNT_MASK; + switch (fault_count) { + case OPT4060_CTRL_FAULT_COUNT_2: + pers =3D 2; + break; + case OPT4060_CTRL_FAULT_COUNT_4: + pers =3D 4; + break; + case OPT4060_CTRL_FAULT_COUNT_8: + pers =3D 8; + break; + + default: + pers =3D 1; + } + + uval =3D mul_u32_u32(int_time, pers); + *val =3D div_u64_rem(uval, MICRO, val2); + + return IIO_VAL_INT_PLUS_MICRO; +} + +static ssize_t opt4060_write_ev_period(struct opt4060_chip *chip, int val, + int val2) +{ + u64 uval, int_time; + unsigned int regval, fault_count_val; + + uval =3D mul_u32_u32(val, MICRO) + val2; + int_time =3D opt4060_int_time_reg[chip->int_time][0]; + + /* Check if the period is closest to 1, 2, 4 or 8 times integration time.= */ + if (uval <=3D int_time) + fault_count_val =3D OPT4060_CTRL_FAULT_COUNT_1; + else if (uval <=3D int_time * 2) + fault_count_val =3D OPT4060_CTRL_FAULT_COUNT_2; + else if (uval <=3D int_time * 4) + fault_count_val =3D OPT4060_CTRL_FAULT_COUNT_4; + else + fault_count_val =3D OPT4060_CTRL_FAULT_COUNT_8; + + regval =3D FIELD_PREP(OPT4060_CTRL_FAULT_COUNT_MASK, fault_count_val); + return regmap_update_bits(chip->regmap, OPT4060_CTRL, + OPT4060_CTRL_FAULT_COUNT_MASK, regval); +} + +static int opt4060_get_channel_sel(struct opt4060_chip *chip, int *ch_sel) +{ + int ret; + u32 regval; + + ret =3D regmap_read(chip->regmap, OPT4060_INT_CTRL, ®val); + if (ret) + dev_err(chip->dev, "Failed to get channel selection.\n"); + else + *ch_sel =3D FIELD_GET(OPT4060_INT_CTRL_THRESH_SEL, regval); + return ret; +} + +static int opt4060_set_channel_sel(struct opt4060_chip *chip, int ch_sel) +{ + int ret; + u32 regval; + + regval =3D FIELD_PREP(OPT4060_INT_CTRL_THRESH_SEL, ch_sel); + ret =3D regmap_update_bits(chip->regmap, OPT4060_INT_CTRL, + OPT4060_INT_CTRL_THRESH_SEL, regval); + if (ret) + dev_err(chip->dev, "Failed to set channel selection.\n"); + return ret; +} + +static int opt4060_get_thresholds(struct opt4060_chip *chip, u32 *th_lo, u= 32 *th_hi) +{ + int ret; + u32 regval; + + ret =3D regmap_read(chip->regmap, OPT4060_THRESHOLD_LOW, ®val); + if (ret) { + dev_err(chip->dev, "Failed to read THRESHOLD_LOW.\n"); + return ret; + } + *th_lo =3D opt4060_calc_val_from_th_reg(regval); + + ret =3D regmap_read(chip->regmap, OPT4060_THRESHOLD_HIGH, ®val); + if (ret) { + dev_err(chip->dev, "Failed to read THRESHOLD_LOW.\n"); + return ret; + } + *th_hi =3D opt4060_calc_val_from_th_reg(regval); + + return ret; +} + +static int opt4060_set_thresholds(struct opt4060_chip *chip, u32 th_lo, u3= 2 th_hi) +{ + int ret; + + ret =3D regmap_write(chip->regmap, OPT4060_THRESHOLD_LOW, opt4060_calc_th= _reg(th_lo)); + if (ret) { + dev_err(chip->dev, "Failed to write THRESHOLD_LOW.\n"); + return ret; + } + + ret =3D regmap_write(chip->regmap, OPT4060_THRESHOLD_HIGH, opt4060_calc_t= h_reg(th_hi)); + if (ret) + dev_err(chip->dev, "Failed to write THRESHOLD_HIGH.\n"); + + return ret; +} + +static int opt4060_read_event(struct iio_dev *indio_dev, + const struct iio_chan_spec *chan, + enum iio_event_type type, + enum iio_event_direction dir, + enum iio_event_info info, + int *val, int *val2) +{ + int ret =3D -EINVAL; + struct opt4060_chip *chip =3D iio_priv(indio_dev); + + switch (info) { + case IIO_EV_INFO_VALUE: + if (chan->type =3D=3D IIO_LIGHT && type =3D=3D IIO_EV_TYPE_THRESH) { + u32 th_lo, th_hi; + + if (opt4060_get_thresholds(chip, &th_lo, &th_hi)) + return -EFAULT; + if (dir =3D=3D IIO_EV_DIR_FALLING) { + *val =3D th_lo; + ret =3D IIO_VAL_INT; + } else if (dir =3D=3D IIO_EV_DIR_RISING) { + *val =3D th_hi; + ret =3D IIO_VAL_INT; + } + } + break; + case IIO_EV_INFO_PERIOD: + return opt4060_read_ev_period(chip, val, val2); + default: + return -EINVAL; + } + return ret; +} + +static int opt4060_write_event(struct iio_dev *indio_dev, + const struct iio_chan_spec *chan, + enum iio_event_type type, + enum iio_event_direction dir, + enum iio_event_info info, + int val, int val2) +{ + int ret =3D -EINVAL; + struct opt4060_chip *chip =3D iio_priv(indio_dev); + + switch (info) { + case IIO_EV_INFO_VALUE: + if (chan->type =3D=3D IIO_LIGHT && type =3D=3D IIO_EV_TYPE_THRESH) { + u32 th_lo, th_hi; + + if (opt4060_get_thresholds(chip, &th_lo, &th_hi)) + return -EFAULT; + if (dir =3D=3D IIO_EV_DIR_FALLING) + th_lo =3D val; + else if (dir =3D=3D IIO_EV_DIR_RISING) + th_hi =3D val; + if (opt4060_set_thresholds(chip, th_lo, th_hi)) + return -EFAULT; + ret =3D 0; + } + break; + case IIO_EV_INFO_PERIOD: + return opt4060_write_ev_period(chip, val, val2); + default: + return -EINVAL; + } + return ret; +} + +static int opt4060_read_event_config(struct iio_dev *indio_dev, + const struct iio_chan_spec *chan, + enum iio_event_type type, + enum iio_event_direction dir) +{ + int ret =3D -EINVAL; + struct opt4060_chip *chip =3D iio_priv(indio_dev); + + if (chan->type =3D=3D IIO_LIGHT && type =3D=3D IIO_EV_TYPE_THRESH) { + int ch_idx =3D chan->scan_index; + int ch_sel; + + if (opt4060_get_channel_sel(chip, &ch_sel)) + return -EFAULT; + + if (((dir =3D=3D IIO_EV_DIR_FALLING) && chip->thresh_event_lo_active) || + ((dir =3D=3D IIO_EV_DIR_RISING) && chip->thresh_event_hi_active)) + ret =3D (ch_sel =3D=3D ch_idx); + else + ret =3D FALSE; + } + return ret; +} + +static int opt4060_write_event_config(struct iio_dev *indio_dev, + const struct iio_chan_spec *chan, + enum iio_event_type type, + enum iio_event_direction dir, int state) +{ + int ret =3D -EINVAL; + struct opt4060_chip *chip =3D iio_priv(indio_dev); + + if (chan->type =3D=3D IIO_LIGHT && type =3D=3D IIO_EV_TYPE_THRESH) { + int ch_idx =3D chan->scan_index; + int ch_sel; + + if (opt4060_get_channel_sel(chip, &ch_sel)) + return -EFAULT; + + if (state) { + /* Only one channel can be active at the same time */ + if ((chip->thresh_event_lo_active || + chip->thresh_event_hi_active) && (ch_idx !=3D ch_sel)) + return -EBUSY; + if (dir =3D=3D IIO_EV_DIR_FALLING) + chip->thresh_event_lo_active =3D TRUE; + else if (dir =3D=3D IIO_EV_DIR_RISING) + chip->thresh_event_hi_active =3D TRUE; + if (opt4060_set_channel_sel(chip, ch_idx)) + return -EFAULT; + ret =3D 0; + } else { + if (ch_idx =3D=3D ch_sel) { + if (dir =3D=3D IIO_EV_DIR_FALLING) + chip->thresh_event_lo_active =3D FALSE; + else if (dir =3D=3D IIO_EV_DIR_RISING) + chip->thresh_event_hi_active =3D FALSE; + } + ret =3D 0; + } + + if (opt4060_event_set_state(chip, chip->thresh_event_hi_active | + chip->thresh_event_lo_active)) + return -EFAULT; + } + return ret; +} + +static const struct iio_info opt4060_info =3D { + .read_raw =3D opt4060_read_raw, + .write_raw =3D opt4060_write_raw, + .write_raw_get_fmt =3D opt4060_write_raw_get_fmt, + .read_avail =3D opt4060_read_available, + .read_event_value =3D opt4060_read_event, + .write_event_value =3D opt4060_write_event, + .read_event_config =3D opt4060_read_event_config, + .write_event_config =3D opt4060_write_event_config, +}; + +static int opt4060_load_defaults(struct opt4060_chip *chip) +{ + int ret; + + chip->int_time =3D OPT4060_DEFAULT_CONVERSION_TIME; + + /* Set initial MIN/MAX thresholds */ + ret =3D opt4060_set_thresholds(chip, 0, UINT_MAX); + if (ret) + return ret; + + return opt4060_set_conf(chip); +} + +static bool opt4060_volatile_reg(struct device *dev, unsigned int reg) +{ + if ((reg >=3D OPT4060_RED_MSB && reg <=3D OPT4060_CLEAR_LSB) || + reg =3D=3D OPT4060_RES_CTRL) + return true; + return false; +} + +static bool opt4060_writable_reg(struct device *dev, unsigned int reg) +{ + if (reg >=3D OPT4060_THRESHOLD_LOW || reg >=3D OPT4060_INT_CTRL) + return true; + return false; +} + +static bool opt4060_readonly_reg(struct device *dev, unsigned int reg) +{ + if (reg =3D=3D OPT4060_DEVICE_ID) + return true; + return false; +} + +static bool opt4060_readable_reg(struct device *dev, unsigned int reg) +{ + /* Volatile, writable and read-only registers are readable. */ + if (opt4060_volatile_reg(dev, reg) || opt4060_writable_reg(dev, reg) || + opt4060_readonly_reg(dev, reg)) + return TRUE; + return false; +} + +static const struct regmap_config opt4060_regmap_config =3D { + .name =3D OPT_4060_DRV_NAME, + .reg_bits =3D 8, + .val_bits =3D 16, + .cache_type =3D REGCACHE_RBTREE, + .max_register =3D OPT4060_DEVICE_ID, + .readable_reg =3D opt4060_readable_reg, + .writeable_reg =3D opt4060_writable_reg, + .volatile_reg =3D opt4060_volatile_reg, + .val_format_endian =3D REGMAP_ENDIAN_BIG, +}; + +static const struct iio_trigger_ops opt4060_trigger_ops =3D { + .validate_device =3D iio_trigger_validate_own_device, + .set_trigger_state =3D opt4060_trigger_set_state, +}; + +static irqreturn_t opt4060_trigger_handler(int irq, void *p) +{ + struct iio_poll_func *pf =3D p; + struct iio_dev *idev =3D pf->indio_dev; + struct opt4060_chip *chip =3D iio_priv(idev); + struct opt4060_buffer raw; + int ret, chan; + + memset(&raw, 0, sizeof(raw)); + + for (chan =3D 0; chan < OPT4060_NUM_CHANS; chan++) { + ret =3D opt4060_read_raw_value(chip, + opt4060_channels[chan].address, + &raw.chan[chan]); + if (ret) { + dev_err(chip->dev, "Reading raw channel data failed\n"); + goto err_read; + } + } + + iio_push_to_buffers_with_timestamp(idev, &raw, pf->timestamp); +err_read: + iio_trigger_notify_done(idev->trig); + return IRQ_HANDLED; +} + +static int opt4060_buffer_preenable(struct iio_dev *idev) +{ + struct opt4060_chip *chip =3D iio_priv(idev); + + return opt4060_trigger_one_shot(chip); +} + +static const struct iio_buffer_setup_ops opt4060_buffer_ops =3D { + .preenable =3D opt4060_buffer_preenable, +}; + +static irqreturn_t opt4060_irq_thread(int irq, void *private) +{ + struct iio_dev *idev =3D private; + struct opt4060_chip *chip =3D iio_priv(idev); + int ret, chan, dummy; + unsigned int int_res; + + ret =3D regmap_read(chip->regmap, OPT4060_RES_CTRL, &int_res); + if (ret < 0) { + dev_err(chip->dev, "Failed to read interrupt reasons.\n"); + return IRQ_NONE; + } + + if (!chip->data_trigger_active) { + /* Only trigger interrupts on thresholds */ + ret =3D opt4060_set_int_state(chip, OPT4060_INT_CTRL_THRESHOLD); + if (ret) { + dev_err(chip->dev, "Failed to set interrupt state\n"); + return IRQ_NONE; + } + } + + /* Read OPT4060_CTRL to clear interrupt */ + ret =3D regmap_read(chip->regmap, OPT4060_CTRL, &dummy); + if (ret < 0) { + dev_err(chip->dev, "Failed to clear interrupt\n"); + return IRQ_NONE; + } + + /* Handle events */ + if (int_res & (OPT4060_RES_CTRL_FLAG_H | OPT4060_RES_CTRL_FLAG_L)) { + u64 code; + + /* Check if the interrupt is from the lower threshold */ + if (int_res & OPT4060_RES_CTRL_FLAG_L) { + code =3D IIO_UNMOD_EVENT_CODE(IIO_LIGHT, + chan, + IIO_EV_TYPE_THRESH, + IIO_EV_DIR_FALLING); + iio_push_event(idev, code, + iio_get_time_ns(idev)); + } + /* Check if the interrupt is from the upper threshold */ + if (int_res & OPT4060_RES_CTRL_FLAG_H) { + code =3D IIO_UNMOD_EVENT_CODE(IIO_LIGHT, + chan, + IIO_EV_TYPE_THRESH, + IIO_EV_DIR_RISING); + iio_push_event(idev, code, + iio_get_time_ns(idev)); + } + /* Handle threshold triggers */ + if (chip->threshold_trigger_active && iio_buffer_enabled(idev)) + iio_trigger_poll_nested(chip->threshold_trig); + } + + /* Handle conversion ready */ + if (int_res & OPT4060_RES_CTRL_CONV_READY) { + /* Signal completion for potentially waiting reads */ + complete(&chip->completion); + + /* Handle data ready triggers */ + if (chip->data_trigger_active && iio_buffer_enabled(idev)) + iio_trigger_poll_nested(chip->data_trig); + } + return IRQ_HANDLED; +} + +static int opt4060_setup_triggers(struct opt4060_chip *chip, struct iio_de= v *idev) +{ + struct iio_trigger *data_trigger; + struct iio_trigger *threshold_trigger; + char *name; + int ret; + + ret =3D devm_iio_triggered_buffer_setup(chip->dev, idev, + &iio_pollfunc_store_time, + opt4060_trigger_handler, + &opt4060_buffer_ops); + if (ret) + return dev_err_probe(chip->dev, ret, + "iio_triggered_buffer_setup_ext FAIL\n"); + + data_trigger =3D devm_iio_trigger_alloc(chip->dev, "%s-data-ready-dev%d", + idev->name, iio_device_id(idev)); + if (!data_trigger) + return -ENOMEM; + chip->data_trig =3D data_trigger; + data_trigger->ops =3D &opt4060_trigger_ops; + iio_trigger_set_drvdata(data_trigger, idev); + ret =3D devm_iio_trigger_register(chip->dev, data_trigger); + if (ret) + return dev_err_probe(chip->dev, ret, + "Data ready trigger registration failed\n"); + + threshold_trigger =3D devm_iio_trigger_alloc(chip->dev, "%s-threshold-dev= %d", + idev->name, iio_device_id(idev)); + if (!threshold_trigger) + return -ENOMEM; + chip->threshold_trig =3D threshold_trigger; + threshold_trigger->ops =3D &opt4060_trigger_ops; + iio_trigger_set_drvdata(threshold_trigger, idev); + ret =3D devm_iio_trigger_register(chip->dev, threshold_trigger); + if (ret) + return dev_err_probe(chip->dev, ret, + "Threshold trigger registration failed\n"); + + + name =3D devm_kasprintf(chip->dev, GFP_KERNEL, "%s-opt4060", + dev_name(chip->dev)); + + ret =3D devm_request_threaded_irq(chip->dev, chip->irq, NULL, opt4060_irq= _thread, + IRQF_TRIGGER_FALLING | IRQF_TRIGGER_RISING | + IRQF_ONESHOT, name, idev); + if (ret) + return dev_err_probe(chip->dev, ret, "Could not request IRQ\n"); + + ret =3D regmap_write_bits(chip->regmap, OPT4060_INT_CTRL, + OPT4060_INT_CTRL_OUTPUT, + OPT4060_INT_CTRL_OUTPUT); + if (ret) + return dev_err_probe(chip->dev, ret, + "Failed to set interrupt as output\n"); + + return 0; +} + +static int opt4060_probe(struct i2c_client *client) +{ + struct device *dev =3D &client->dev; + struct opt4060_chip *chip; + struct iio_dev *indio_dev; + int ret; + uint dev_id; + + indio_dev =3D devm_iio_device_alloc(dev, sizeof(*chip)); + if (!indio_dev) + return -ENOMEM; + + chip =3D iio_priv(indio_dev); + + /* Request regulator */ + ret =3D devm_regulator_get_enable(dev, "vdd"); + if (ret) + return dev_err_probe(dev, ret, "Failed to enable vdd supply\n"); + + chip->regmap =3D devm_regmap_init_i2c(client, &opt4060_regmap_config); + if (IS_ERR(chip->regmap)) + return dev_err_probe(dev, PTR_ERR(chip->regmap), + "regmap initialization failed\n"); + + chip->dev =3D dev; + chip->irq =3D client->irq; + init_completion(&chip->completion); + + indio_dev->info =3D &opt4060_info; + + ret =3D regmap_reinit_cache(chip->regmap, &opt4060_regmap_config); + if (ret) + return dev_err_probe(dev, ret, + "failed to reinit regmap cache\n"); + + ret =3D regmap_read(chip->regmap, OPT4060_DEVICE_ID, &dev_id); + if (ret < 0) + return dev_err_probe(dev, ret, + "Failed to read the device ID register\n"); + + dev_id =3D FIELD_GET(OPT4060_DEVICE_ID_MASK, dev_id); + if (dev_id !=3D OPT4060_DEVICE_ID_VAL) + dev_warn(dev, "Device ID: %#04x unknown\n", dev_id); + + indio_dev->channels =3D opt4060_channels; + indio_dev->num_channels =3D ARRAY_SIZE(opt4060_channels); + indio_dev->modes =3D INDIO_DIRECT_MODE; + indio_dev->name =3D OPT_4060_DRV_NAME; + + /* Initialize device with default settings */ + ret =3D opt4060_load_defaults(chip); + if (ret < 0) + return dev_err_probe(dev, ret, + "Failed to set sensor defaults\n"); + + /* If irq is enabled, initialize triggers */ + if (chip->irq) { + ret =3D opt4060_setup_triggers(chip, indio_dev); + if (ret) + return ret; + } else { + dev_info(chip->dev, "No IRQ, events and triggers disabled\n"); + } + + ret =3D devm_add_action_or_reset(dev, opt4060_chip_off_action, chip); + if (ret < 0) + return dev_err_probe(dev, ret, + "Failed to setup power off action\n"); + + return devm_iio_device_register(dev, indio_dev); +} + +/* + * The compatible string determines which constants to use depending on + * opt4060 packaging + */ +static const struct i2c_device_id opt4060_id[] =3D { + { OPT_4060_DRV_NAME, 0 }, + {} +}; +MODULE_DEVICE_TABLE(i2c, opt4060_id); + +static const struct of_device_id opt4060_of_match[] =3D { + { .compatible =3D "ti,opt4060" }, + {} +}; +MODULE_DEVICE_TABLE(of, opt4060_of_match); + +static struct i2c_driver opt4060_driver =3D { + .driver =3D { + .name =3D OPT_4060_DRV_NAME, + .of_match_table =3D opt4060_of_match, + }, + .probe =3D opt4060_probe, + .id_table =3D opt4060_id, +}; +module_i2c_driver(opt4060_driver); + +MODULE_DESCRIPTION("Texas Instruments opt4060 RGBW color sensor driver"); +MODULE_LICENSE("GPL"); --=20 2.39.5