From nobody Thu Nov 28 19:59:33 2024 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2B69828EF; Sun, 29 Sep 2024 01:54:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1727574873; cv=none; b=g+woOvEVH5Ot4U74ZPyMqs6oJudhxCiHjMaCi3kzhOtXRsajdQlXrEn9bO62QG+bLgB+iGCOV5jmFJuSl0CaTpq7hANNZM5r8FuXjlD34GB4iq9ZsOU5enDznLuT+aEMw/LSc+O+qqls/DkX+0IA+j6EWqW6IqPaT+13tpdsuq4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1727574873; c=relaxed/simple; bh=1YmO2wJMND1Q2w+YWAnBWovhVHEI+QcEnS+JzdK/rnI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:To:CC; b=OJbRIPUKqcvlNRbSMqOUB6chjtfFtIhJ1bfzpc3BPRzycPmQ8o6oZndaxJdZ0cw43xWOEKA6FwrxJUV/yzlxXFLN4ChpNOsAB8bFfVCc2GT58Jk7TGlp8tE1XqYwLzV1izNWTRlD3XIps1y+WOBKriU9brriwqnezx2v85tme3M= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=AhRH5Oql; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="AhRH5Oql" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 48SNXk5m030669; Sun, 29 Sep 2024 01:54:21 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:message-id :mime-version:subject:to; s=qcppdkim1; bh=vz+H1chrt47WizOBr83DA9 hxl7WgludegTWBp3Wa8Tw=; b=AhRH5Oql1Dv+DKkHjZmF/JrYYL1gyYsNNXdA6W ruEA+jrN9micrkVWkB/2YojS2snkx/SiLQKW4LQzGO3EZmsDydC/lrgWM7iYMwtq iBtHFy31t+dQkaIUzPjkZLSkBvlZKffAmPv0BCNERK4mFnodTuXwU3cxYGQKFYb6 CS99QReBgItL2/ACEJzR1BSId2umb1zjAmpw4DCiRUqCrWLgimqk+mbSLeY+pGma 5m4ulm7sJ7EXDiue8mDvk2jeJChfXswzxLKac/6DQ7I+sGunN7REl6zQcnr6V1UX bHctE9oMmFhqfKGJ40SdsxClvOVxy9wyedD20gGPUVUjb22Q== Received: from nalasppmta05.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 41xajf9f7a-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Sun, 29 Sep 2024 01:54:20 +0000 (GMT) Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com [10.47.97.35]) by NALASPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 48T1sJv8016021 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Sun, 29 Sep 2024 01:54:19 GMT Received: from jiegan-gv.ap.qualcomm.com (10.80.80.8) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Sat, 28 Sep 2024 18:54:15 -0700 From: Jie Gan Date: Sun, 29 Sep 2024 09:53:10 +0800 Subject: [PATCH] arm64: dts: qcom: Add coresight nodes for QCS8300 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20240929-add_coresight_devices_for_qcs8300-v1-1-4f14e8cb8955@quicinc.com> X-B4-Tracking: v=1; b=H4sIAAuz+GYC/x2NwQqDMBAFf0X23ECa2Db2V0oJkrzoXky7K6Ug/ rvB4xxmZiOFMJSe3UaCHyvXpcH10lGax2WC4dyYnHW9HdzDjDnHVAXK07zG3JQEjaVK/CYN3lp zG3wAAu598dQ6H0Hh//l4vff9AGaVKu9zAAAA To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: , , , , "Tingwei Zhang (QUIC)" , "Jinlong Mao (QUIC)" , "Tao Zhang (QUIC)" , "Jie Gan" X-Mailer: b4 0.14.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1727574855; l=43259; i=quic_jiegan@quicinc.com; s=20240927; h=from:subject:message-id; bh=1YmO2wJMND1Q2w+YWAnBWovhVHEI+QcEnS+JzdK/rnI=; b=TRlyND3baPMhGxkKevPOExo900BhG+G3cfTiF76lPLAFBZM8jI2NuDz16Mm2PbnG7kxwn3knI XNyteGMcrqbCPk1VFhozl3aWeMWAk37m8rZFX1l5GObnTPRe0eq7CUU X-Developer-Key: i=quic_jiegan@quicinc.com; a=ed25519; pk=OZh7JyRifqJh4xmrcGgmwa8/LCS8O11Q+mtx4aZGmi4= X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01c.na.qualcomm.com (10.47.97.35) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: iNWukBHkfgZPcEfZ3LwdlpXa97rUeBoh X-Proofpoint-ORIG-GUID: iNWukBHkfgZPcEfZ3LwdlpXa97rUeBoh X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 mlxlogscore=810 impostorscore=0 mlxscore=0 clxscore=1011 priorityscore=1501 adultscore=0 lowpriorityscore=0 suspectscore=0 bulkscore=0 malwarescore=0 phishscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2408220000 definitions=main-2409290013 Add following coresight components for QCS8300 platform. It includes CTI, dummy sink, dynamic Funnel, Replicator, STM, TPDM, TPDA and TMC ETF. Depends-on: commit 8aeb633ce9bb ("arm64: dts: qcom: add initial support for= QCS8300 DTSI") Signed-off-by: Jie Gan --- This change already checked by command:dtbs_check W=3D1. --- arch/arm64/boot/dts/qcom/qcs8300.dtsi | 2149 +++++++++++++++++++++++++++++= ++++ 1 file changed, 2149 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/qcs8300.dtsi b/arch/arm64/boot/dts/qc= om/qcs8300.dtsi index 2c35f96c3f28..0b972078e130 100644 --- a/arch/arm64/boot/dts/qcom/qcs8300.dtsi +++ b/arch/arm64/boot/dts/qcom/qcs8300.dtsi @@ -277,6 +277,18 @@ system_sleep: domain-sleep { }; }; =20 + dummy_eud: dummy-sink { + compatible =3D "arm,coresight-dummy-sink"; + + in-ports { + port { + eud_in: endpoint { + remote-endpoint =3D <&swao_rep_out1>; + }; + }; + }; + }; + firmware { scm: scm { compatible =3D "qcom,scm-qcs8300", "qcom,scm"; @@ -1363,6 +1375,2143 @@ IPCC_MPROC_SIGNAL_GLINK_QMP qcom,remote-pid =3D <5>; }; }; + + stm@4002000 { + compatible =3D "arm,coresight-stm", "arm,primecell"; + reg =3D <0x0 0x4002000 0x0 0x1000>, + <0x0 0x16280000 0x0 0x180000>; + reg-names =3D "stm-base", + "stm-stimulus-base"; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + stm_out: endpoint { + remote-endpoint =3D <&funnel0_in7>; + }; + }; + }; + }; + + tpdm@4003000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x4003000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <32>; + qcom,cmb-msrs-num =3D <32>; + status =3D "disabled"; + + out-ports { + port { + qdss_tpdm0_out: endpoint { + remote-endpoint =3D <&qdss_tpda_in0>; + }; + }; + }; + }; + + tpda@4004000 { + compatible =3D "qcom,coresight-tpda", "arm,primecell"; + reg =3D <0x0 0x4004000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + qdss_tpda_out: endpoint { + remote-endpoint =3D <&funnel0_in6>; + }; + }; + }; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + qdss_tpda_in0: endpoint { + remote-endpoint =3D <&qdss_tpdm0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + qdss_tpda_in1: endpoint { + remote-endpoint =3D <&qdss_tpdm1_out>; + }; + }; + }; + }; + + tpdm@400f000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x400f000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <32>; + qcom,cmb-msrs-num =3D <32>; + + out-ports { + port { + qdss_tpdm1_out: endpoint { + remote-endpoint =3D <&qdss_tpda_in1>; + }; + }; + }; + }; + + funnel@4041000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x4041000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + funnel0_out: endpoint { + remote-endpoint =3D <&qdss_funnel_in0>; + }; + }; + }; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@6 { + reg =3D <6>; + + funnel0_in6: endpoint { + remote-endpoint =3D <&qdss_tpda_out>; + }; + }; + + port@7 { + reg =3D <7>; + + funnel0_in7: endpoint { + remote-endpoint =3D <&stm_out>; + }; + }; + }; + }; + + funnel@4042000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x4042000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + funnel1_out: endpoint { + remote-endpoint =3D <&qdss_funnel_in1>; + }; + }; + }; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@4 { + reg =3D <4>; + + funnel1_in4: endpoint { + remote-endpoint =3D <&apss_funnel1_out>; + }; + }; + + port@5 { + reg =3D <5>; + + funnel1_in5: endpoint { + remote-endpoint =3D <&dlct0_funnel_out>; + }; + }; + + port@6 { + reg =3D <6>; + + funnel1_in6: endpoint { + remote-endpoint =3D <&dlmm_funnel_out>; + }; + }; + + port@7 { + reg =3D <7>; + + funnel1_in7: endpoint { + remote-endpoint =3D <&dlst_ch_funnel_out>; + }; + }; + }; + }; + + funnel@4045000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x4045000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + qdss_funnel_out: endpoint { + remote-endpoint =3D <&aoss_funnel_in7>; + }; + }; + }; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + qdss_funnel_in0: endpoint { + remote-endpoint =3D <&funnel0_out>; + }; + }; + + port@1 { + reg =3D <1>; + qdss_funnel_in1: endpoint { + remote-endpoint =3D <&funnel1_out>; + }; + }; + }; + }; + + tpdm@482c000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x482c000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + status =3D "disabled"; + + out-ports { + port { + gcc_tpdm_out: endpoint { + remote-endpoint =3D <&dlct0_tpda_in20>; + }; + }; + }; + }; + + tpdm@4841000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x4841000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <32>; + qcom,cmb-msrs-num =3D <32>; + + out-ports { + port { + prng_tpdm_out: endpoint { + remote-endpoint =3D <&dlct0_tpda_in19>; + }; + }; + }; + }; + + tpdm@4850000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x4850000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <64>; + qcom,cmb-msrs-num =3D <32>; + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + pimem_tpdm_out: endpoint { + remote-endpoint =3D <&dlct0_tpda_in25>; + }; + }; + }; + }; + + tpdm@4860000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x4860000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + dlst_ch_tpdm0_out: endpoint { + remote-endpoint =3D <&dlst_ch_tpda_in8>; + }; + }; + }; + }; + + tpdm@4861000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x4861000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <64>; + qcom,cmb-msrs-num =3D <32>; + status =3D "disabled"; + + out-ports { + port { + dlst_ch_tpdm1_out: endpoint { + remote-endpoint =3D <&dlst_ch_tpda_in9>; + }; + }; + }; + }; + + tpda@4864000 { + compatible =3D "qcom,coresight-tpda", "arm,primecell"; + reg =3D <0x0 0x4864000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + dlst_ch_tpda_out: endpoint { + remote-endpoint =3D <&dlst_ch_funnel_in0>; + }; + }; + }; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@8 { + reg =3D <8>; + + dlst_ch_tpda_in8: endpoint { + remote-endpoint =3D <&dlst_ch_tpdm0_out>; + }; + }; + + port@9 { + reg =3D <9>; + + dlst_ch_tpda_in9: endpoint { + remote-endpoint =3D <&dlst_ch_tpdm1_out>; + }; + }; + }; + }; + + funnel@4865000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x4865000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + dlst_ch_funnel_out: endpoint { + remote-endpoint =3D <&funnel1_in7>; + }; + }; + }; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + dlst_ch_funnel_in0: endpoint { + remote-endpoint =3D <&dlst_ch_tpda_out>; + }; + }; + + port@4 { + reg =3D <4>; + + dlst_ch_funnel_in4: endpoint { + remote-endpoint =3D <&dlst_funnel_out>; + }; + }; + + port@6 { + reg =3D <6>; + + dlst_ch_funnel_in6: endpoint { + remote-endpoint =3D <&gdsp_funnel_out>; + }; + }; + }; + }; + + tpdm@4980000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x4980000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + turing2_tpdm_out: endpoint { + remote-endpoint =3D <&turing2_funnel_in0>; + }; + }; + }; + }; + + funnel@4983000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x4983000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + turing2_funnel_out0: endpoint { + remote-endpoint =3D <&gdsp_tpda_in5>; + }; + }; + }; + + in-ports { + port { + turing2_funnel_in0: endpoint { + remote-endpoint =3D <&turing2_tpdm_out>; + }; + }; + }; + }; + + tpdm@49ca000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x49ca000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <32>; + qcom,cmb-msrs-num =3D <32>; + status =3D "disabled"; + + out-ports { + port { + sdcc_tpdm_out: endpoint { + remote-endpoint =3D <&dlst_tpda_in1>; + }; + }; + }; + }; + + tpdm@49c0000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x49c0000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <64>; + qcom,cmb-msrs-num =3D <32>; + status =3D "disabled"; + + out-ports { + port { + rdpm_tpdm_out: endpoint { + remote-endpoint =3D <&dlct0_tpda_in23>; + }; + }; + }; + }; + + tpdm@49d0000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x49d0000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + status =3D "disabled"; + + out-ports { + port { + qm_tpdm_out: endpoint { + remote-endpoint =3D <&dlct0_tpda_in21>; + }; + }; + }; + }; + + tpdm@4ac0000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x4ac0000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + dlmm_tpdm0_out: endpoint { + remote-endpoint =3D <&dlmm_tpda_in27>; + }; + }; + }; + }; + + tpdm@4ac1000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x4ac1000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <64>; + qcom,cmb-msrs-num =3D <32>; + status =3D "disabled"; + + out-ports { + port { + dlmm_tpdm1_out: endpoint { + remote-endpoint =3D <&dlmm_tpda_in28>; + }; + }; + }; + }; + + tpda@4ac4000 { + compatible =3D "qcom,coresight-tpda", "arm,primecell"; + reg =3D <0x0 0x4ac4000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + dlmm_tpda_out: endpoint { + remote-endpoint =3D <&dlmm_funnel_in0>; + }; + }; + }; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@8 { + reg =3D <8>; + + dlmm_tpda_in8: endpoint { + remote-endpoint =3D <&mdss1_tpdm_out>; + }; + }; + + port@1b { + reg =3D <27>; + + dlmm_tpda_in27: endpoint { + remote-endpoint =3D <&dlmm_tpdm0_out>; + }; + }; + + port@1c { + reg =3D <28>; + + dlmm_tpda_in28: endpoint { + remote-endpoint =3D <&dlmm_tpdm1_out>; + }; + }; + }; + }; + + funnel@4ac5000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x4ac5000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + dlmm_funnel_out: endpoint { + remote-endpoint =3D <&funnel1_in6>; + }; + }; + }; + + in-ports { + port { + dlmm_funnel_in0: endpoint { + remote-endpoint =3D <&dlmm_tpda_out>; + }; + }; + }; + }; + + tpdm@4ad0000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x4ad0000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + dlct0_tpdm0_out: endpoint { + remote-endpoint =3D <&dlct0_tpda_in26>; + }; + }; + }; + }; + + tpdm@4ad1000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x4ad1000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <64>; + qcom,cmb-msrs-num =3D <32>; + status =3D "disabled"; + + out-ports { + port { + dlct0_tpdm1_out: endpoint { + remote-endpoint =3D <&dlct0_tpda_in27>; + }; + }; + }; + }; + + tpda@4ad3000 { + compatible =3D "qcom,coresight-tpda", "arm,primecell"; + reg =3D <0x0 0x4ad3000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + dlct0_tpda_out: endpoint { + remote-endpoint =3D <&dlct0_funnel_in0>; + }; + }; + }; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@13 { + reg =3D <19>; + + dlct0_tpda_in19: endpoint { + remote-endpoint =3D <&prng_tpdm_out>; + }; + }; + + port@14 { + reg =3D <20>; + + dlct0_tpda_in20: endpoint { + remote-endpoint =3D <&gcc_tpdm_out>; + }; + }; + + port@15 { + reg =3D <21>; + + dlct0_tpda_in21: endpoint { + remote-endpoint =3D <&qm_tpdm_out>; + }; + }; + + port@17 { + reg =3D <23>; + + dlct0_tpda_in23: endpoint { + remote-endpoint =3D <&rdpm_tpdm_out>; + }; + }; + + port@19 { + reg =3D <25>; + + dlct0_tpda_in25: endpoint { + remote-endpoint =3D <&pimem_tpdm_out>; + }; + }; + + port@1a { + reg =3D <26>; + + dlct0_tpda_in26: endpoint { + remote-endpoint =3D <&dlct0_tpdm0_out>; + }; + }; + + port@1b { + reg =3D <27>; + + dlct0_tpda_in27: endpoint { + remote-endpoint =3D <&dlct0_tpdm1_out>; + }; + }; + }; + }; + + funnel@4ad4000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x4ad4000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + dlct0_funnel_out: endpoint { + remote-endpoint =3D <&funnel1_in5>; + }; + }; + }; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + dlct0_funnel_in0: endpoint { + remote-endpoint =3D <&dlct0_tpda_out>; + }; + }; + + port@4 { + reg =3D <4>; + + dlct0_funnel_in4: endpoint { + remote-endpoint =3D <&ddr_funnel5_out>; + }; + }; + }; + }; + + funnel@4b04000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x4b04000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + aoss_funnel_out: endpoint { + remote-endpoint =3D <&etf0_in>; + }; + }; + }; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@6 { + reg =3D <6>; + + aoss_funnel_in6: endpoint { + remote-endpoint =3D <&aoss_tpda_out>; + }; + }; + + port@7 { + reg =3D <7>; + + aoss_funnel_in7: endpoint { + remote-endpoint =3D <&qdss_funnel_out>; + }; + }; + }; + }; + + tmc_etf: tmc@4b05000 { + compatible =3D "arm,coresight-tmc", "arm,primecell"; + reg =3D <0x0 0x4b05000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + etf0_out: endpoint { + remote-endpoint =3D <&swao_rep_in>; + }; + }; + }; + + in-ports { + port { + etf0_in: endpoint { + remote-endpoint =3D <&aoss_funnel_out>; + }; + }; + }; + }; + + replicator@4b06000 { + compatible =3D "arm,coresight-dynamic-replicator", "arm,primecell"; + reg =3D <0x0 0x4b06000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@1 { + reg =3D <1>; + + swao_rep_out1: endpoint { + remote-endpoint =3D <&eud_in>; + }; + }; + }; + + in-ports { + port { + swao_rep_in: endpoint { + remote-endpoint =3D <&etf0_out>; + }; + }; + }; + }; + + tpda@4b08000 { + compatible =3D "qcom,coresight-tpda", "arm,primecell"; + reg =3D <0x0 0x4b08000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + aoss_tpda_out: endpoint { + remote-endpoint =3D <&aoss_funnel_in6>; + }; + }; + }; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + aoss_tpda_in0: endpoint { + remote-endpoint =3D <&aoss_tpdm0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + aoss_tpda_in1: endpoint { + remote-endpoint =3D <&aoss_tpdm1_out>; + }; + }; + + port@2 { + reg =3D <2>; + + aoss_tpda_in2: endpoint { + remote-endpoint =3D <&aoss_tpdm2_out>; + }; + }; + + port@3 { + reg =3D <3>; + + aoss_tpda_in3: endpoint { + remote-endpoint =3D <&aoss_tpdm3_out>; + }; + }; + + port@4 { + reg =3D <4>; + + aoss_tpda_in4: endpoint { + remote-endpoint =3D <&aoss_tpdm4_out>; + }; + }; + }; + }; + + tpdm@4b09000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x4b09000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <64>; + qcom,cmb-msrs-num =3D <32>; + + out-ports { + port { + aoss_tpdm0_out: endpoint { + remote-endpoint =3D <&aoss_tpda_in0>; + }; + }; + }; + }; + + tpdm@4b0a000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x4b0a000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <64>; + qcom,cmb-msrs-num =3D <32>; + + out-ports { + port { + aoss_tpdm1_out: endpoint { + remote-endpoint =3D <&aoss_tpda_in1>; + }; + }; + }; + }; + + tpdm@4b0b000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x4b0b000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <64>; + qcom,cmb-msrs-num =3D <32>; + + out-ports { + port { + aoss_tpdm2_out: endpoint { + remote-endpoint =3D <&aoss_tpda_in2>; + }; + }; + }; + }; + + tpdm@4b0c000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x4b0c000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <64>; + qcom,cmb-msrs-num =3D <32>; + + out-ports { + port { + aoss_tpdm3_out: endpoint { + remote-endpoint =3D <&aoss_tpda_in3>; + }; + }; + }; + }; + + tpdm@4b0d000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x4b0d000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + aoss_tpdm4_out: endpoint { + remote-endpoint =3D <&aoss_tpda_in4>; + }; + }; + }; + }; + + cti@4b13000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x4b13000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + tpdm@4b80000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x4b80000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + turing0_tpdm0_out: endpoint { + remote-endpoint =3D <&turing0_tpda_in0>; + }; + }; + }; + }; + + tpdm@4b81000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x4b81000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <32>; + qcom,cmb-msrs-num =3D <32>; + status =3D "disabled"; + + out-ports { + port { + turing0_tpdm1_out: endpoint { + remote-endpoint =3D <&turing0_tpda_in1>; + }; + }; + }; + }; + + tpdm@4b82000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x4b82000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <32>; + qcom,cmb-msrs-num =3D <32>; + status =3D "disabled"; + + out-ports { + port { + turing0_tpdm2_out: endpoint { + remote-endpoint =3D <&turing0_tpda_in2>; + }; + }; + }; + }; + + tpdm@4b83000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x4b83000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <64>; + qcom,cmb-msrs-num =3D <32>; + status =3D "disabled"; + + out-ports { + port { + turing0_tpdm3_out: endpoint { + remote-endpoint =3D <&turing0_tpda_in3>; + }; + }; + }; + }; + + tpdm@4b84000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x4b84000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <64>; + qcom,cmb-msrs-num =3D <32>; + status =3D "disabled"; + + out-ports { + port { + turing0_tpdm4_out: endpoint { + remote-endpoint =3D <&turing0_tpda_in4>; + }; + }; + }; + }; + + tpda@4b86000 { + compatible =3D "qcom,coresight-tpda", "arm,primecell"; + reg =3D <0x0 0x4b86000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + turing0_tpda_out: endpoint { + remote-endpoint =3D <&turing0_funnel_in0>; + }; + }; + }; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + turing0_tpda_in0: endpoint { + remote-endpoint =3D <&turing0_tpdm0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + turing0_tpda_in1: endpoint { + remote-endpoint =3D <&turing0_tpdm1_out>; + }; + }; + + port@2 { + reg =3D <2>; + + turing0_tpda_in2: endpoint { + remote-endpoint =3D <&turing0_tpdm2_out>; + }; + }; + + port@3 { + reg =3D <3>; + + turing0_tpda_in3: endpoint { + remote-endpoint =3D <&turing0_tpdm3_out>; + }; + }; + + port@4 { + reg =3D <4>; + + turing0_tpda_in4: endpoint { + remote-endpoint =3D <&turing0_tpdm4_out>; + }; + }; + }; + }; + + funnel@4b87000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x4b87000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + turing0_funnel_out: endpoint { + remote-endpoint =3D <&gdsp_funnel_in4>; + }; + }; + }; + + in-ports { + port { + turing0_funnel_in0: endpoint { + remote-endpoint =3D <&turing0_tpda_out>; + }; + }; + }; + }; + + cti@4b8b000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x4b8b000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + tpdm@4c40000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x4c40000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + gdsp_tpdm0_out: endpoint { + remote-endpoint =3D <&gdsp_tpda_in8>; + }; + }; + }; + }; + + tpdm@4c41000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x4c41000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <64>; + qcom,cmb-msrs-num =3D <32>; + status =3D "disabled"; + + out-ports { + port { + gdsp_tpdm1_out: endpoint { + remote-endpoint =3D <&gdsp_tpda_in9>; + }; + }; + }; + }; + + tpda@4c44000 { + compatible =3D "qcom,coresight-tpda", "arm,primecell"; + reg =3D <0x0 0x4c44000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + gdsp_tpda_out: endpoint { + remote-endpoint =3D <&gdsp_funnel_in0>; + }; + }; + }; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@5 { + reg =3D <5>; + + gdsp_tpda_in5: endpoint { + remote-endpoint =3D <&turing2_funnel_out0>; + }; + }; + + port@8 { + reg =3D <8>; + + gdsp_tpda_in8: endpoint { + remote-endpoint =3D <&gdsp_tpdm0_out>; + }; + }; + + port@9 { + reg =3D <9>; + + gdsp_tpda_in9: endpoint { + remote-endpoint =3D <&gdsp_tpdm1_out>; + }; + }; + }; + }; + + funnel@4c45000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x4c45000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + gdsp_funnel_out: endpoint { + remote-endpoint =3D <&dlst_ch_funnel_in6>; + }; + }; + }; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + gdsp_funnel_in0: endpoint { + remote-endpoint =3D <&gdsp_tpda_out>; + }; + }; + + port@4 { + reg =3D <4>; + + gdsp_funnel_in4: endpoint { + remote-endpoint =3D <&turing0_funnel_out>; + }; + }; + }; + }; + + tpdm@4c50000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x4c50000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + dlst_tpdm0_out: endpoint { + remote-endpoint =3D <&dlst_tpda_in8>; + }; + }; + }; + }; + + tpdm@4c51000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x4c51000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <64>; + qcom,cmb-msrs-num =3D <32>; + status =3D "disabled"; + + out-ports { + port { + dlst_tpdm1_out: endpoint { + remote-endpoint =3D <&dlst_tpda_in9>; + }; + }; + }; + }; + + tpda@4c54000 { + compatible =3D "qcom,coresight-tpda", "arm,primecell"; + reg =3D <0x0 0x4c54000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + dlst_tpda_out: endpoint { + remote-endpoint =3D <&dlst_funnel_in0>; + }; + }; + }; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@1 { + reg =3D <1>; + + dlst_tpda_in1: endpoint { + remote-endpoint =3D <&sdcc_tpdm_out>; + }; + }; + + port@8 { + reg =3D <8>; + + dlst_tpda_in8: endpoint { + remote-endpoint =3D <&dlst_tpdm0_out>; + }; + }; + + port@9 { + reg =3D <9>; + + dlst_tpda_in9: endpoint { + remote-endpoint =3D <&dlst_tpdm1_out>; + }; + }; + }; + }; + + funnel@4c55000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x4c55000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + dlst_funnel_out: endpoint { + remote-endpoint =3D <&dlst_ch_funnel_in4>; + }; + }; + }; + + in-ports { + port { + dlst_funnel_in0: endpoint { + remote-endpoint =3D <&dlst_tpda_out>; + }; + }; + }; + }; + + tpdm@4c70000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x4c70000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + qcom,cmb-element-bits =3D <32>; + qcom,cmb-msrs-num =3D <32>; + status =3D "disabled"; + + out-ports { + port { + mdss1_tpdm_out: endpoint { + remote-endpoint =3D <&dlmm_tpda_in8>; + }; + }; + }; + }; + + tpdm@4e00000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x4e00000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + qcom,cmb-element-bits =3D <32>; + qcom,cmb-msrs-num =3D <32>; + + out-ports { + port { + ddr_tpdm3_out: endpoint { + remote-endpoint =3D <&ddr_tpda_in4>; + }; + }; + }; + }; + + tpdm@4e01000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x4e01000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <64>; + qcom,cmb-msrs-num =3D <32>; + status =3D "disabled"; + + out-ports { + port { + ddr_tpdm4_out: endpoint { + remote-endpoint =3D <&ddr_tpda_in5>; + }; + }; + }; + }; + + tpda@4e03000 { + compatible =3D "qcom,coresight-tpda", "arm,primecell"; + reg =3D <0x0 0x4e03000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + ddr_tpda_out: endpoint { + remote-endpoint =3D <&ddr_funnel5_in0>; + }; + }; + }; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + ddr_tpda_in0: endpoint { + remote-endpoint =3D <&ddr_funnel0_out0>; + }; + }; + + port@1 { + reg =3D <1>; + + ddr_tpda_in1: endpoint { + remote-endpoint =3D <&ddr_funnel1_out0>; + }; + }; + + port@4 { + reg =3D <4>; + + ddr_tpda_in4: endpoint { + remote-endpoint =3D <&ddr_tpdm3_out>; + }; + }; + + port@5 { + reg =3D <5>; + + ddr_tpda_in5: endpoint { + remote-endpoint =3D <&ddr_tpdm4_out>; + }; + }; + }; + }; + + funnel@4e04000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x4e04000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + ddr_funnel5_out: endpoint { + remote-endpoint =3D <&dlct0_funnel_in4>; + }; + }; + }; + + in-ports { + port { + ddr_funnel5_in0: endpoint { + remote-endpoint =3D <&ddr_tpda_out>; + }; + }; + }; + }; + + tpdm@4e10000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x4e10000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + ddr_tpdm0_out: endpoint { + remote-endpoint =3D <&ddr_funnel0_in0>; + }; + }; + }; + }; + + funnel@4e12000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x4e12000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + ddr_funnel0_out0: endpoint { + remote-endpoint =3D <&ddr_tpda_in0>; + }; + }; + }; + + in-ports { + port { + ddr_funnel0_in0: endpoint { + remote-endpoint =3D <&ddr_tpdm0_out>; + }; + }; + }; + }; + + tpdm@4e20000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x4e20000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + ddr_tpdm1_out: endpoint { + remote-endpoint =3D <&ddr_funnel1_in0>; + }; + }; + }; + }; + + funnel@4e22000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x4e22000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + ddr_funnel1_out0: endpoint { + remote-endpoint =3D <&ddr_tpda_in1>; + }; + }; + }; + + in-ports { + port { + ddr_funnel1_in0: endpoint { + remote-endpoint =3D <&ddr_tpdm1_out>; + }; + }; + }; + }; + + etm@6040000 { + compatible =3D "arm,primecell"; + reg =3D <0x0 0x6040000 0x0 0x1000>; + cpu =3D <&cpu0>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + arm,coresight-loses-context-with-cpu; + qcom,skip-power-up; + + out-ports { + port { + etm0_out: endpoint { + remote-endpoint =3D <&apss_funnel0_in0>; + }; + }; + }; + }; + + etm@6140000 { + compatible =3D "arm,primecell"; + reg =3D <0x0 0x6140000 0x0 0x1000>; + cpu =3D <&cpu1>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + arm,coresight-loses-context-with-cpu; + qcom,skip-power-up; + + out-ports { + port { + etm1_out: endpoint { + remote-endpoint =3D <&apss_funnel0_in1>; + }; + }; + }; + }; + + etm@6240000 { + compatible =3D "arm,primecell"; + reg =3D <0x0 0x6240000 0x0 0x1000>; + cpu =3D <&cpu2>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + arm,coresight-loses-context-with-cpu; + qcom,skip-power-up; + + out-ports { + port { + etm2_out: endpoint { + remote-endpoint =3D <&apss_funnel0_in2>; + }; + }; + }; + }; + + etm@6340000 { + compatible =3D "arm,primecell"; + reg =3D <0x0 0x6340000 0x0 0x1000>; + cpu =3D <&cpu3>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + arm,coresight-loses-context-with-cpu; + qcom,skip-power-up; + + out-ports { + port { + etm3_out: endpoint { + remote-endpoint =3D <&apss_funnel0_in3>; + }; + }; + }; + }; + + etm@6440000 { + compatible =3D "arm,primecell"; + reg =3D <0x0 0x6440000 0x0 0x1000>; + cpu =3D <&cpu4>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + arm,coresight-loses-context-with-cpu; + qcom,skip-power-up; + + out-ports { + port { + etm4_out: endpoint { + remote-endpoint =3D <&apss_funnel0_in4>; + }; + }; + }; + }; + + etm@6540000 { + compatible =3D "arm,primecell"; + reg =3D <0x0 0x6540000 0x0 0x1000>; + cpu =3D <&cpu5>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + arm,coresight-loses-context-with-cpu; + qcom,skip-power-up; + + out-ports { + port { + etm5_out: endpoint { + remote-endpoint =3D <&apss_funnel0_in5>; + }; + }; + }; + }; + + etm@6640000 { + compatible =3D "arm,primecell"; + reg =3D <0x0 0x6640000 0x0 0x1000>; + cpu =3D <&cpu6>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + arm,coresight-loses-context-with-cpu; + qcom,skip-power-up; + + out-ports { + port { + etm6_out: endpoint { + remote-endpoint =3D <&apss_funnel0_in6>; + }; + }; + }; + }; + + etm@6740000 { + compatible =3D "arm,primecell"; + reg =3D <0x0 0x6740000 0x0 0x1000>; + cpu =3D <&cpu7>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + arm,coresight-loses-context-with-cpu; + qcom,skip-power-up; + + out-ports { + port { + etm7_out: endpoint { + remote-endpoint =3D <&apss_funnel0_in7>; + }; + }; + }; + }; + + funnel@6800000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x6800000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + apss_funnel0_out: endpoint { + remote-endpoint =3D <&apss_funnel1_in0>; + }; + }; + }; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + apss_funnel0_in0: endpoint { + remote-endpoint =3D <&etm0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + apss_funnel0_in1: endpoint { + remote-endpoint =3D <&etm1_out>; + }; + }; + + port@2 { + reg =3D <2>; + + apss_funnel0_in2: endpoint { + remote-endpoint =3D <&etm2_out>; + }; + }; + + port@3 { + reg =3D <3>; + + apss_funnel0_in3: endpoint { + remote-endpoint =3D <&etm3_out>; + }; + }; + + port@4 { + reg =3D <4>; + + apss_funnel0_in4: endpoint { + remote-endpoint =3D <&etm4_out>; + }; + }; + + port@5 { + reg =3D <5>; + + apss_funnel0_in5: endpoint { + remote-endpoint =3D <&etm5_out>; + }; + }; + + port@6 { + reg =3D <6>; + + apss_funnel0_in6: endpoint { + remote-endpoint =3D <&etm6_out>; + }; + }; + + port@7 { + reg =3D <7>; + + apss_funnel0_in7: endpoint { + remote-endpoint =3D <&etm7_out>; + }; + }; + }; + }; + + funnel@6810000 { + compatible =3D "arm,coresight-dynamic-funnel", "arm,primecell"; + reg =3D <0x0 0x6810000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + apss_funnel1_out: endpoint { + remote-endpoint =3D <&funnel1_in4>; + }; + }; + }; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + apss_funnel1_in0: endpoint { + remote-endpoint =3D <&apss_funnel0_out>; + }; + }; + + port@3 { + reg =3D <3>; + + apss_funnel1_in3: endpoint { + remote-endpoint =3D <&apss_tpda_out>; + }; + }; + }; + }; + + cti@682b000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x682b000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + tpdm@6860000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x6860000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <64>; + qcom,cmb-msrs-num =3D <32>; + + out-ports { + port { + apss_tpdm3_out: endpoint { + remote-endpoint =3D <&apss_tpda_in3>; + }; + }; + }; + }; + + tpdm@6861000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x6861000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + apss_tpdm4_out: endpoint { + remote-endpoint =3D <&apss_tpda_in4>; + }; + }; + }; + }; + + tpda@6863000 { + compatible =3D "qcom,coresight-tpda", "arm,primecell"; + reg =3D <0x0 0x6863000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + out-ports { + port { + apss_tpda_out: endpoint { + remote-endpoint =3D <&apss_funnel1_in3>; + }; + }; + }; + + in-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + apss_tpda_in0: endpoint { + remote-endpoint =3D <&apss_tpdm0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + apss_tpda_in1: endpoint { + remote-endpoint =3D <&apss_tpdm1_out>; + }; + }; + + port@2 { + reg =3D <2>; + + apss_tpda_in2: endpoint { + remote-endpoint =3D <&apss_tpdm2_out>; + }; + }; + + port@3 { + reg =3D <3>; + + apss_tpda_in3: endpoint { + remote-endpoint =3D <&apss_tpdm3_out>; + }; + }; + + port@4 { + reg =3D <4>; + + apss_tpda_in4: endpoint { + remote-endpoint =3D <&apss_tpdm4_out>; + }; + }; + }; + }; + + tpdm@68a0000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x68a0000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <32>; + qcom,cmb-msrs-num =3D <32>; + + out-ports { + port { + apss_tpdm1_out: endpoint { + remote-endpoint =3D <&apss_tpda_in1>; + }; + }; + }; + }; + + tpdm@68b0000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x68b0000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,cmb-element-bits =3D <32>; + qcom,cmb-msrs-num =3D <32>; + + out-ports { + port { + apss_tpdm0_out: endpoint { + remote-endpoint =3D <&apss_tpda_in0>; + }; + }; + }; + }; + + tpdm@68c0000 { + compatible =3D "qcom,coresight-tpdm", "arm,primecell"; + reg =3D <0x0 0x68c0000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + qcom,dsb-element-bits =3D <32>; + qcom,dsb-msrs-num =3D <32>; + + out-ports { + port { + apss_tpdm2_out: endpoint { + remote-endpoint =3D <&apss_tpda_in2>; + }; + }; + }; + }; + + cti@68e0000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x68e0000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + cti@68f0000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x68f0000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; + + cti@6900000 { + compatible =3D "arm,coresight-cti", "arm,primecell"; + reg =3D <0x0 0x6900000 0x0 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + }; }; =20 arch_timer: timer { --- base-commit: 85ede034bcec09fe47a6f2531115176be6837017 change-id: 20240927-add_coresight_devices_for_qcs8300-5938ee8e64f3 Best regards, --=20 Jie Gan