From nobody Fri Nov 29 00:34:00 2024 Received: from mail-yw1-f202.google.com (mail-yw1-f202.google.com [209.85.128.202]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0712B161914 for ; Thu, 26 Sep 2024 17:57:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.202 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1727373438; cv=none; b=IvMzkfvN3H2BGBC2X6Kgtz5MY59RkDHd81O2Ct272RsCb3h+EvY7GYzb35eho8xszhuqWuhgnq6oVEVcHAhsDibRZvcA91LVfEDV6l6H9SnPtqTcpaOMiRK+leR2D4cQg26oB+qaPeFMoNQwhj96pqAd4Jr1BgBPwkgC0S8YoWo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1727373438; c=relaxed/simple; bh=ZTK92q4RFLPAjkGGa1skdj3VateibzHP+LCLYx3sGUM=; h=Date:In-Reply-To:Message-Id:Mime-Version:References:Subject:From: To:Content-Type; b=QVAst8WiFuenLxH2nEfYYD215HcwQmQPUxzK+bQfktw93qwORlOeIZva18m7lsm4b+NeJqwVxEGT8Uwntev8VKZUgE/Lxuv+33u0RCQ1Fwbkc/wbEDxcMRLQHvzjJ+bp7bAVHFvuo2QIZeTqJRzJRFCt3gZdCsK+V8QgUmuHaQE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com; spf=pass smtp.mailfrom=flex--irogers.bounces.google.com; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b=WQuJ97Dt; arc=none smtp.client-ip=209.85.128.202 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=flex--irogers.bounces.google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b="WQuJ97Dt" Received: by mail-yw1-f202.google.com with SMTP id 00721157ae682-6e1fbe2a9a2so23279907b3.1 for ; Thu, 26 Sep 2024 10:57:16 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20230601; t=1727373436; x=1727978236; darn=vger.kernel.org; h=to:from:subject:references:mime-version:message-id:in-reply-to:date :from:to:cc:subject:date:message-id:reply-to; bh=cU9C0fTropODlwtsKfLgQvitpR0/EKmE15ZjjPFd3T8=; b=WQuJ97DtUi+ym/S8AfK6MFKSSIEU7pvIeV8hthdTTiIoRHPiiWbJ8y/AXFnfkqEfCh jRyStps5VihjTP3Ac/0D9eJ5uQxMms14Bi/bXwk2LbHeJYWMm8eXaDM/TT3hJyYg4Crh fxlPcDWHoMmRpptOcB3ik0k/5Tn63G8m6GWKuZ4YzHdmfeL3aNCOS7rZUw5KsmXMB6kX yS4L5+P23qWHi4kZMFkhTZaJ0oLR8RS14FyCpij/sSz5kj2I6bwvwukwK0Aw0BErhIxL KOT/HKg6uIfGTBSFbQS2zNUNxb+pkmDTBbXLSfOotIjBHgnMR8hZcwMLI7CN6GYZMDIG GxbA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1727373436; x=1727978236; h=to:from:subject:references:mime-version:message-id:in-reply-to:date :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=cU9C0fTropODlwtsKfLgQvitpR0/EKmE15ZjjPFd3T8=; b=A9ZtO4UUhKGvs4UIF6glcfik2AQ8RP5zTBYeYZ8dq9H6i3OiMsP07mIxVTGHaJXnjN 43SNWmQGiHWpC0Ud3EmU1WZJUSgz0sKv8mZTQ1vS4jIRN0ZiHDYU3tGzOeqF9PzvzvKe RnURTk4C1SDIX3J/r6VR+LGndqx6x4Q6ilNAOEYDjgSSV/9WZ7brKuXagDbcjNI+1mQ3 5xWKsH1ezKBdk7t6ZO6AW7oz2en08gEojYCdx9Ha7CHI8XZ25gu9fD15dJMddpYoQkKx 9rt3rbcd8zxJzAZuGSKjSVU3ncGKVtpYfOMPiGwsDVdiXEHYNz6auYShbYQEF3U5Pq1p dX+g== X-Forwarded-Encrypted: i=1; AJvYcCWb/usjZ6Lv5sucR6acSYgiFmxQylW4Qt1NMUfB19EHZuwXDbh7KsL2LhZ3bBQt65Y/c4mEfhqCZHFO3TA=@vger.kernel.org X-Gm-Message-State: AOJu0YzYDPaY/LbrWGkwm8noieyIhk9mwEOqA06tRR3AADG4qbPtu5+Q Zm5OMU7tVZ49VlBVS44kRORdfucqAAMw9Sm9tMi5Bsisi6QfknePiNAgHcHjWeHRVzul6POTd28 7QSE79A== X-Google-Smtp-Source: AGHT+IGZTKE/arBaRbJS0gxjAawvx07pjVPcwCbA6PFVXac/4RN2WY4fB7ZyIiQfxj5MwsRwWPvZhHjJO9F+ X-Received: from irogers.svl.corp.google.com ([2620:15c:2a3:200:6894:6d8b:d227:e5d2]) (user=irogers job=sendgmr) by 2002:a25:ab08:0:b0:e11:69f2:e39 with SMTP id 3f1490d57ef6-e2604c7b4cbmr203276.9.1727373435939; Thu, 26 Sep 2024 10:57:15 -0700 (PDT) Date: Thu, 26 Sep 2024 10:57:08 -0700 In-Reply-To: <20240926175709.410022-1-irogers@google.com> Message-Id: <20240926175709.410022-2-irogers@google.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Mime-Version: 1.0 References: <20240926175709.410022-1-irogers@google.com> X-Mailer: git-send-email 2.46.1.824.gd892dcdcdd-goog Subject: [PATCH v4 1/2] perf jevents: Add collection of topdown like metrics for arm64 From: Ian Rogers To: Peter Zijlstra , Ingo Molnar , Arnaldo Carvalho de Melo , Namhyung Kim , Mark Rutland , Alexander Shishkin , Jiri Olsa , Ian Rogers , Adrian Hunter , Kan Liang , John Garry , linux-kernel@vger.kernel.org, linux-perf-users@vger.kernel.org, Jing Zhang , Thomas Richter , James Clark , Leo Yan Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Metrics are created using legacy, common and recommended events. As events may be missing a TryEvent function will give None if an event is missing. To workaround missing JSON events for cortex-a53, sysfs encodings are used. Signed-off-by: Ian Rogers --- tools/perf/pmu-events/arm64_metrics.py | 147 ++++++++++++++++++++++++- 1 file changed, 143 insertions(+), 4 deletions(-) diff --git a/tools/perf/pmu-events/arm64_metrics.py b/tools/perf/pmu-events= /arm64_metrics.py index c9aa2d827a82..bfac570600d9 100755 --- a/tools/perf/pmu-events/arm64_metrics.py +++ b/tools/perf/pmu-events/arm64_metrics.py @@ -1,14 +1,151 @@ #!/usr/bin/env python3 # SPDX-License-Identifier: (LGPL-2.1 OR BSD-2-Clause) -from metric import (JsonEncodeMetric, JsonEncodeMetricGroupDescriptions, L= oadEvents, - MetricGroup) +from metric import (d_ratio, Event, JsonEncodeMetric, JsonEncodeMetricGrou= pDescriptions, + LoadEvents, Metric, MetricGroup) import argparse import json import os +from typing import Optional =20 # Global command line arguments. _args =3D None =20 +def Arm64Topdown() -> MetricGroup: + """Returns a MetricGroup representing ARM64 topdown like metrics.""" + def TryEvent(name: str) -> Optional[Event]: + # Skip an event if not in the json files. + try: + return Event(name) + except: + return None + # ARM models like a53 lack JSON for INST_RETIRED but have the + # architetural standard event in sysfs. Use the PMU name to identify + # the sysfs event. + pmu_name =3D f'armv8_{_args.model.replace("-", "_")}' + ins =3D Event("instructions") + ins_ret =3D Event("INST_RETIRED", f"{pmu_name}/inst_retired/") + cycles =3D Event("cycles") + stall_fe =3D TryEvent("STALL_FRONTEND") + stall_be =3D TryEvent("STALL_BACKEND") + br_ret =3D TryEvent("BR_RETIRED") + br_mp_ret =3D TryEvent("BR_MIS_PRED_RETIRED") + dtlb_walk =3D TryEvent("DTLB_WALK") + itlb_walk =3D TryEvent("ITLB_WALK") + l1d_tlb =3D TryEvent("L1D_TLB") + l1i_tlb =3D TryEvent("L1I_TLB") + l1d_refill =3D Event("L1D_CACHE_REFILL", f"{pmu_name}/l1d_cache_refill/") + l2d_refill =3D Event("L2D_CACHE_REFILL", f"{pmu_name}/l2d_cache_refill/") + l1i_refill =3D Event("L1I_CACHE_REFILL", f"{pmu_name}/l1i_cache_refill/") + l1d_access =3D Event("L1D_CACHE", f"{pmu_name}/l1d_cache/") + l2d_access =3D Event("L2D_CACHE", f"{pmu_name}/l2d_cache/") + llc_access =3D TryEvent("LL_CACHE_RD") + l1i_access =3D Event("L1I_CACHE", f"{pmu_name}/l1i_cache/") + llc_miss_rd =3D TryEvent("LL_CACHE_MISS_RD") + ase_spec =3D TryEvent("ASE_SPEC") + ld_spec =3D TryEvent("LD_SPEC") + st_spec =3D TryEvent("ST_SPEC") + vfp_spec =3D TryEvent("VFP_SPEC") + dp_spec =3D TryEvent("DP_SPEC") + br_immed_spec =3D TryEvent("BR_IMMED_SPEC") + br_indirect_spec =3D TryEvent("BR_INDIRECT_SPEC") + br_ret_spec =3D TryEvent("BR_RETURN_SPEC") + crypto_spec =3D TryEvent("CRYPTO_SPEC") + inst_spec =3D TryEvent("INST_SPEC") + + return MetricGroup("topdown", [ + MetricGroup("topdown_tl", [ + Metric("topdown_tl_ipc", "Instructions per cycle", d_ratio( + ins, cycles), "insn/cycle"), + Metric("topdown_tl_stall_fe_rate", "Frontend stalls to all cycle= s", + d_ratio(stall_fe, cycles), "100%") if stall_fe else None, + Metric("topdown_tl_stall_be_rate", "Backend stalls to all cycles= ", + d_ratio(stall_be, cycles), "100%") if stall_be else None, + ]), + MetricGroup("topdown_fe_bound", [ + MetricGroup("topdown_fe_br", [ + Metric("topdown_fe_br_mp_per_insn", + "Branch mispredicts per instruction retired", + d_ratio(br_mp_ret, ins_ret), "br/insn") if br_mp_ret = else None, + Metric("topdown_fe_br_ins_rate", + "Branches per instruction retired", d_ratio( + br_ret, ins_ret), "100%") if br_ret else None, + Metric("topdown_fe_br_mispredict", + "Branch mispredicts per branch instruction", + d_ratio(br_mp_ret, br_ret), "100%") if br_mp_ret else= None, + ]), + MetricGroup("topdown_fe_itlb", [ + Metric("topdown_fe_itlb_walks", "Itlb walks per insn", + d_ratio(itlb_walk, ins_ret), "walk/insn"), + Metric("topdown_fe_itlb_walk_rate", "Itlb walks per l1i acce= ss", + d_ratio(itlb_walk, l1i_tlb), "100%"), + ]) if itlb_walk else None, + MetricGroup("topdown_fe_icache", [ + Metric("topdown_fe_icache_l1i_per_insn", + "L1I cache refills per instruction", + d_ratio(l1i_refill, ins_ret), "l1i/insn"), + Metric("topdown_fe_icache_l1i_miss_rate", + "L1I cache refills per L1I cache access", + d_ratio(l1i_refill, l1i_access), "100%"), + ]), + ]), + MetricGroup("topdown_be_bound", [ + MetricGroup("topdown_be_dtlb", [ + Metric("topdown_be_dtlb_walks", "Dtlb walks per instruction", + d_ratio(dtlb_walk, ins_ret), "walk/insn"), + Metric("topdown_be_dtlb_walk_rate", "Dtlb walks per l1d acce= ss", + d_ratio(dtlb_walk, l1d_tlb), "100%"), + ]) if dtlb_walk else None, + MetricGroup("topdown_be_mix", [ + Metric("topdown_be_mix_ld", "Percentage of load instructions= ", + d_ratio(ld_spec, inst_spec), "100%") if ld_spec else = None, + Metric("topdown_be_mix_st", "Percentage of store instruction= s", + d_ratio(st_spec, inst_spec), "100%") if st_spec else = None, + Metric("topdown_be_mix_simd", "Percentage of SIMD instructio= ns", + d_ratio(ase_spec, inst_spec), "100%") if ase_spec els= e None, + Metric("topdown_be_mix_fp", + "Percentage of floating point instructions", + d_ratio(vfp_spec, inst_spec), "100%") if vfp_spec els= e None, + Metric("topdown_be_mix_dp", + "Percentage of data processing instructions", + d_ratio(dp_spec, inst_spec), "100%") if dp_spec else = None, + Metric("topdown_be_mix_crypto", + "Percentage of data processing instructions", + d_ratio(crypto_spec, inst_spec), "100%") if crypto_sp= ec else None, + Metric( + "topdown_be_mix_br", "Percentage of branch instructions", + d_ratio(br_immed_spec + br_indirect_spec + br_ret_spec, + inst_spec), "100%") if br_immed_spec and br_indi= rect_spec and br_ret_spec else None, + ]) if inst_spec else None, + MetricGroup("topdown_be_dcache", [ + MetricGroup("topdown_be_dcache_l1", [ + Metric("topdown_be_dcache_l1_per_insn", + "L1D cache refills per instruction", + d_ratio(l1d_refill, ins_ret), "refills/insn"), + Metric("topdown_be_dcache_l1_miss_rate", + "L1D cache refills per L1D cache access", + d_ratio(l1d_refill, l1d_access), "100%") + ]), + MetricGroup("topdown_be_dcache_l2", [ + Metric("topdown_be_dcache_l2_per_insn", + "L2D cache refills per instruction", + d_ratio(l2d_refill, ins_ret), "refills/insn"), + Metric("topdown_be_dcache_l2_miss_rate", + "L2D cache refills per L2D cache access", + d_ratio(l2d_refill, l2d_access), "100%") + ]), + MetricGroup("topdown_be_dcache_llc", [ + Metric("topdown_be_dcache_llc_per_insn", + "Last level cache misses per instruction", + d_ratio(llc_miss_rd, ins_ret), "miss/insn"), + Metric("topdown_be_dcache_llc_miss_rate", + "Last level cache misses per L2D cache access", + d_ratio(llc_miss_rd, llc_access), "100%") + ]) if llc_miss_rd and llc_access else None, + ]), + ]), + ]) + + def main() -> None: global _args =20 @@ -29,11 +166,13 @@ def main() -> None: ) _args =3D parser.parse_args() =20 - all_metrics =3D MetricGroup("",[]) - directory =3D f"{_args.events_path}/arm64/{_args.vendor}/{_args.model}/" LoadEvents(directory) =20 + all_metrics =3D MetricGroup("",[ + Arm64Topdown(), + ]) + if _args.metricgroups: print(JsonEncodeMetricGroupDescriptions(all_metrics)) else: --=20 2.46.1.824.gd892dcdcdd-goog