From nobody Fri Nov 29 14:47:11 2024 Received: from mail-wm1-f42.google.com (mail-wm1-f42.google.com [209.85.128.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2E6DD19ABC6 for ; Thu, 19 Sep 2024 09:21:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726737704; cv=none; b=dU8TseRenw21wGjbJq2vGoknSSuuEAIsqTztXfoLkWlpep3OzrSwivlmu0BRhe3QaAtVmjAj+5w1BiGXf9qR8+20JSAK2KSjCIoceoGHWudcDvRZpiyN5fOLEKrZSDV0OaYMViYJghhyDdn6cD4cyYtC8VqbAZ51s8aJ4kGGUZ0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726737704; c=relaxed/simple; bh=jcHHpxuLtdpMqMa6vj9yuUj6cUdqApIRaj7aqS82BZk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=JstEpSrL7oSXrdHndKMhCWshZwe6gcQIZegvQC3yiIS//rAOStJ724ZcAQL6UHvofaQZdiQpL1bSxcNhulj8lAKRdGYNccyXNA/ippCvQtLeYHw3a8O/XAoCEm6YS4PqpryPBJ3NAfUjXnHJqzBc8plSgzfhH9hcx/2N63M9D+k= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com; spf=pass smtp.mailfrom=baylibre.com; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b=g92ThZbj; arc=none smtp.client-ip=209.85.128.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=baylibre.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b="g92ThZbj" Received: by mail-wm1-f42.google.com with SMTP id 5b1f17b1804b1-42cbe624c59so5066855e9.3 for ; Thu, 19 Sep 2024 02:21:41 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1726737700; x=1727342500; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=as49kqRLaVJ2yNgnvKYi3cFO3j1mhGpPd7aIfEYa3yM=; b=g92ThZbjlKGnCY1JXRIeiJ73RFATexgcyYgmal0oWlScvd+JD5DLryT4dSOfz5DNMK sE1z6rxEfqFEKUJZef2m97qKBfnv7XHkcAlwmCwJFQhx7N02G9lTSNHhpdyIXswXy9n1 KslL0zkrFaxtvt1XOytDwv4tqlZm7UaEjQXWv8LY7vv+TT7L0EDuWRv1rD1Lzf0O5hf8 +4+DGW6iQBCgCIH6HRIBWaObqT8rWOEENI3PrUo17aoS4WAj3pmvgD3tPZyX1z/U5hjf s2FctNsHhYsWADKe2CXPLhZ+27KFH72bEbrUoQj8a2UlEDTv6Te31K0QF9WCXxfDnhnB S8UA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1726737700; x=1727342500; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=as49kqRLaVJ2yNgnvKYi3cFO3j1mhGpPd7aIfEYa3yM=; b=U5dgHbCSz/xRhn7VJ13AACEhvfHucybJWS820XibcYQPgz4GeJUs7CpRp0E1pAt0te hfd2cLpTbU+0DQI8pgGvvDqWsFfq78nvJ1VHjy5URx+3DJ6w2qZnv9ZJAdq3iSzfQA2O 5Nd9g18dvPjojpZyCnA19nwdu1CYRB+YngNqVIEdFVTKrZZsQap9QWT7hxghy6xpubF8 dw0yItsH/kMIFFBcZ7AuCOZJRbgEwT2jEszliQ/L8Fhcr9ceL6j7ut+GCd1jeQpghiZ/ COAxL6f8hdZAYppmo4IFAnn1o6YL3bHzC+nguwaAXxNjEDzCTdMNr76paMWP+T7LXnDC lpew== X-Forwarded-Encrypted: i=1; AJvYcCUAbldsvRF8XbpSd+EQVKuWh7577Am0IekSvkHuZLjxgXsLbaADqpe0AYDFFKz2i4JrhgDE7Aqn0V9S+x4=@vger.kernel.org X-Gm-Message-State: AOJu0Yx06/UYLBe/E/HOkMPXRXACsXw2lAQGNhRHIy4JEEvkIh4aWbcX P9iv0z6ajm9+kmbWDzcye1MwOXclJv0K5EsvoCvNheg+WRwyP2+DrAQgDHrliww= X-Google-Smtp-Source: AGHT+IGWRcc6/8EOmc1T0X5CvPpjxQ1v9/oDjpa2olx4CY/PvhMRizP7HegUuy58IIILTSIW2C88EQ== X-Received: by 2002:a05:600c:4447:b0:42c:b63e:fe8f with SMTP id 5b1f17b1804b1-42d90817e87mr171803165e9.13.1726737699665; Thu, 19 Sep 2024 02:21:39 -0700 (PDT) Received: from [127.0.1.1] (host-80-117-99-70.retail.telecomitalia.it. [80.117.99.70]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-42e75468413sm16889465e9.45.2024.09.19.02.21.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 19 Sep 2024 02:21:39 -0700 (PDT) From: Angelo Dureghello X-Google-Original-From: Angelo Dureghello Date: Thu, 19 Sep 2024 11:20:00 +0200 Subject: [PATCH v3 04/10] dt-bindings: iio: dac: ad3552r: add io-backend support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20240919-wip-bl-ad3552r-axi-v0-iio-testing-v3-4-a17b9b3d05d9@baylibre.com> References: <20240919-wip-bl-ad3552r-axi-v0-iio-testing-v3-0-a17b9b3d05d9@baylibre.com> In-Reply-To: <20240919-wip-bl-ad3552r-axi-v0-iio-testing-v3-0-a17b9b3d05d9@baylibre.com> To: Lars-Peter Clausen , Michael Hennerich , Nuno Sa , Jonathan Cameron , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Olivier Moysan Cc: linux-iio@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, dlechner@baylibre.com, Angelo Dureghello X-Mailer: b4 0.14.1 From: Angelo Dureghello There is a version AXI DAC IP block (for FPGAs) that provides a physical bus for AD3552R and similar chips, and acts as an SPI controller. For this case, the binding is modified to include some additional properties. Signed-off-by: Angelo Dureghello --- .../devicetree/bindings/iio/dac/adi,ad3552r.yaml | 42 ++++++++++++++++++= ++++ 1 file changed, 42 insertions(+) diff --git a/Documentation/devicetree/bindings/iio/dac/adi,ad3552r.yaml b/D= ocumentation/devicetree/bindings/iio/dac/adi,ad3552r.yaml index 41fe00034742..aca4a41c2633 100644 --- a/Documentation/devicetree/bindings/iio/dac/adi,ad3552r.yaml +++ b/Documentation/devicetree/bindings/iio/dac/adi,ad3552r.yaml @@ -60,6 +60,18 @@ properties: $ref: /schemas/types.yaml#/definitions/uint32 enum: [0, 1, 2, 3] =20 + io-backends: + description: The iio backend reference. + An example backend can be found at + https://analogdevicesinc.github.io/hdl/library/axi_ad3552r/index.h= tml + maxItems: 1 + + adi,synchronous-mode: + description: Enable waiting for external synchronization signal. + Some AXI IP configuration can implement a dual-IP layout, with inter= nal + wirings for streaming synchronization. + type: boolean + '#address-cells': const: 1 =20 @@ -128,6 +140,7 @@ patternProperties: - custom-output-range-config =20 allOf: + - $ref: /schemas/spi/spi-peripheral-props.yaml# - if: properties: compatible: @@ -238,4 +251,33 @@ examples: }; }; }; + + - | + axi_dac: spi@44a70000 { + compatible =3D "adi,axi-ad3552r"; + reg =3D <0x44a70000 0x1000>; + dmas =3D <&dac_tx_dma 0>; + dma-names =3D "tx"; + #io-backend-cells =3D <0>; + clocks =3D <&ref_clk>; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + dac@0 { + compatible =3D "adi,ad3552r"; + reg =3D <0>; + reset-gpios =3D <&gpio0 92 0>; + io-backends =3D <&axi_dac>; + spi-max-frequency =3D <66000000>; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + channel@0 { + reg =3D <0>; + adi,output-range-microvolt =3D <(-10000000) (10000000)>; + }; + }; + }; ... --=20 2.45.0.rc1