From nobody Fri Nov 29 14:56:37 2024 Received: from mailout2.w1.samsung.com (mailout2.w1.samsung.com [210.118.77.12]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 48B7018A924 for ; Wed, 18 Sep 2024 13:49:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=210.118.77.12 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726667371; cv=none; b=eVGGyunjTHnOZK/G1PfvDUjr09jKf0ChmbsodZ03Hl7yWV50bqGHD7vCvjrMRz64yvtdpIzNGiWtRO18awgdEowzjRJY14ruh1LeGaQn83KbgBfeYbbRlyV39+CfwIWjWnmC6KmuL/9P3iFJatWRMnrm/iC6SR2d9aYyFpz8E5c= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726667371; c=relaxed/simple; bh=7PDCHRfW9splLsCxxkYQB0mLxAEGDYvGTK++blHCSRM=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:MIME-Version: Content-Type:References; b=mf6x7lqQGpgIAxFTuEQa8tTiYzePvhYMFlY4w+94Etc1/+OlII5UOHniKA/4P4Uuyr0X4t+VYoypNhYioWFdPo4WpuRCB8KnW5xXl37ASyUPi0qZD3+lFiwZ+MHj93Ev0HdCGekwcg2Gz99oBdzIAFb1rNGEBIsEXndwcfp3Bqg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=samsung.com; spf=pass smtp.mailfrom=samsung.com; dkim=pass (1024-bit key) header.d=samsung.com header.i=@samsung.com header.b=auWPUQF7; arc=none smtp.client-ip=210.118.77.12 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=samsung.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=samsung.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=samsung.com header.i=@samsung.com header.b="auWPUQF7" Received: from eucas1p1.samsung.com (unknown [182.198.249.206]) by mailout2.w1.samsung.com (KnoxPortal) with ESMTP id 20240918134926euoutp02766771390631ceb70c707a390ff73e0f~2WtJTkDQ01744417444euoutp02D for ; Wed, 18 Sep 2024 13:49:26 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 mailout2.w1.samsung.com 20240918134926euoutp02766771390631ceb70c707a390ff73e0f~2WtJTkDQ01744417444euoutp02D DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=samsung.com; s=mail20170921; t=1726667366; bh=qk9QUBB/b9vYOjBsLlt1wGetcsqE1cu/O3SG0Jng7jU=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=auWPUQF7aTmmTcEIx5dSCM80ENhdjLD4L4TXQQnFUjncDHE5tdBCc+UBOO3lzE/N1 SZmJDvVMj55mwIborZXP6rOtBYNqNakwNp+QgD5HUiGO/XwEpUz6o+wxyIe6achwro z2ORauuv/BGPysbhyjnvY8Di9ssVO1xqFEN3K29M= Received: from eusmges2new.samsung.com (unknown [203.254.199.244]) by eucas1p1.samsung.com (KnoxPortal) with ESMTP id 20240918134925eucas1p1a9f84c2883c4ac6d37e05fe2cde781e1~2WtIrOqNU0702307023eucas1p1o; Wed, 18 Sep 2024 13:49:25 +0000 (GMT) Received: from eucas1p2.samsung.com ( [182.198.249.207]) by eusmges2new.samsung.com (EUCPMTA) with SMTP id 52.1B.09875.56ADAE66; Wed, 18 Sep 2024 14:49:25 +0100 (BST) Received: from eusmtrp2.samsung.com (unknown [182.198.249.139]) by eucas1p2.samsung.com (KnoxPortal) with ESMTPA id 20240918134925eucas1p268a994fb26a9a139ff7314cd19124653~2WtIK3iia0327703277eucas1p2s; Wed, 18 Sep 2024 13:49:25 +0000 (GMT) Received: from eusmgms2.samsung.com (unknown [182.198.249.180]) by eusmtrp2.samsung.com (KnoxPortal) with ESMTP id 20240918134925eusmtrp24ac6d0992cdd6e86789acd47d3bac378~2WtIKDDBm0382403824eusmtrp2i; Wed, 18 Sep 2024 13:49:25 +0000 (GMT) X-AuditID: cbfec7f4-11bff70000002693-0d-66eada653580 Received: from eusmtip1.samsung.com ( [203.254.199.221]) by eusmgms2.samsung.com (EUCPMTA) with SMTP id CB.69.19096.56ADAE66; Wed, 18 Sep 2024 14:49:25 +0100 (BST) Received: from AMDC4942.home (unknown [106.210.136.40]) by eusmtip1.samsung.com (KnoxPortal) with ESMTPA id 20240918134924eusmtip11f60d2e7f0699ce11fcfa14c3d52ab68~2WtHVZr_W1778117781eusmtip1E; Wed, 18 Sep 2024 13:49:24 +0000 (GMT) From: Michal Wilczynski To: drew@pdp7.com, guoren@kernel.org, wefu@redhat.com, jassisinghbrar@gmail.com, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu, m.szyprowski@samsung.com Cc: linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Michal Wilczynski Subject: [PATCH RFC v1 1/3] mailbox: Introduce support for T-head TH1520 Mailbox driver Date: Wed, 18 Sep 2024 15:48:59 +0200 Message-Id: <20240918134901.193033-2-m.wilczynski@samsung.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240918134901.193033-1-m.wilczynski@samsung.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFrrMKsWRmVeSWpSXmKPExsWy7djP87qpt16lGSy4oW2x9fcsdos1e88x Wcw/co7V4t6lLUwWL/Y2slhcWzGX3eLlrHtsFpd3zWGz2Pa5hc1i7ZG77Bbrv85nsnh5uYfZ om0Wv8X/PTvYLVr2T2Fx4Pd48/Ili8fhji/sHjtn3WX32LSqk81j85J6j5a1x5g83u+7yubR t2UVo8el5uvsHp83yQVwRXHZpKTmZJalFunbJXBlnLm1i7XgxTzGir6uq8wNjN+aGbsYOTkk BEwkLj6ezdTFyMUhJLCCUWLb+4PsEM4XRokNP7awQjifGSVuT3zBBNOyYNF0ZojEckaJl20f oareMEpcvHEerIpNwEjiwfL5YAkRgXeMEpOu3QbbwizQyygxde9MsCphgUiJpY/vs4DYLAKq Eg83tgPN5eDgFbCT2H5QGmKdvMT+g2eZQWxOAXuJGZ8awcp5BQQlTs58AmYzA9U0b50NdpKE wHxOiUOLd7JDNLsAJbYxQ9jCEq+Ob4GKy0j83zkf6p98iQdbP0HV1Ejs7DkOZVtL3Dn3iw3k HmYBTYn1u/Qhwo4SB47fZAQJSwjwSdx4KwhxAp/EpG3TmSHCvBIdbUIQ1WoSU3t64ZaeW7EN aqmHxJO7E1kmMCrOQvLMLCTPzELYu4CReRWjeGppcW56arFRXmq5XnFibnFpXrpecn7uJkZg ujv97/iXHYzLX33UO8TIxMF4iFGCg1lJhFf8w8s0Id6UxMqq1KL8+KLSnNTiQ4zSHCxK4ryq KfKpQgLpiSWp2ampBalFMFkmDk6pBia1HSV1Ig4nlofJu9UtFDp0f4f81NMyqtue5Decc8pS 9Pgk5+a/ycJc4oKOlYqpNzvLTNajPnlvJZsFtFNLFl1nnK1UXrNp82G5A2YaJVd2H9vw/1jN 5z13HhT6R2R2apu2PXCVVZi35LnZWu0/cicURW1aNi3YHvyq9FjS1mm7JnkWzVkQ7bFXm2vb 6iNa0Sa5DnuSy06zBQbauKYf0ZS4f9OUo/i7sPwrj85fCWosV+63bAp7xKOic8RkIcPW1okf LCfGJix9+2X20RWL46J2TNx7g9c5rXD26hnGgWsLDfRz3wv0MdyzFb/iHB348pOBqfFsJruG dfPv6Fvc9Ar+1rnz1QG1/+fvbXkQ/lWJpTgj0VCLuag4EQD1NkTS5gMAAA== X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFjrEIsWRmVeSWpSXmKPExsVy+t/xu7qpt16lGex8z2Ox9fcsdos1e88x Wcw/co7V4t6lLUwWL/Y2slhcWzGX3eLlrHtsFpd3zWGz2Pa5hc1i7ZG77Bbrv85nsnh5uYfZ om0Wv8X/PTvYLVr2T2Fx4Pd48/Ili8fhji/sHjtn3WX32LSqk81j85J6j5a1x5g83u+7yubR t2UVo8el5uvsHp83yQVwRenZFOWXlqQqZOQXl9gqRRtaGOkZWlroGZlY6hkam8daGZkq6dvZ pKTmZJalFunbJehlnLm1i7XgxTzGir6uq8wNjN+aGbsYOTkkBEwkFiyaztzFyMUhJLCUUeLM zUPsEAkZiWvdL1kgbGGJP9e62CCKXjFKNP+7wAySYBMwkniwfD4rSEJE4A+jxPVnbxhBHGaB iYwSN+feB9shLBAusXxiGyuIzSKgKvFwYztQNwcHr4CdxPaD0hAb5CX2HzwLNpRTwF5ixqdG sM1CQCW/nmwAs3kFBCVOznwCZjMD1Tdvnc08gVFgFpLULCSpBYxMqxhFUkuLc9Nzi430ihNz i0vz0vWS83M3MQIjc9uxn1t2MK589VHvECMTB+MhRgkOZiURXvEPL9OEeFMSK6tSi/Lji0pz UosPMZoCnT2RWUo0OR+YGvJK4g3NDEwNTcwsDUwtzYyVxHnZrpxPExJITyxJzU5NLUgtgulj 4uCUamA6wJTM+HtFjLNE1YlC60kb9nS5ya4w1ZZXMvq3Nq11cX2Y7qNruz+9fNu1fFG7w04Z 5XnHb52Z6HfRtDF3CavqnCCGcp/vAuX7r5Rueyp1Zd0c9m0K4e93dS832f1j59oZFTlhMZ3+ Ev/6FR8c9E5ao8Of1Giq5n5fzU3iSsijcwFOJ6Yc7u7ojD9sxsOovtW8Tupw4mq9gvtBszaL vPh//UxluXKz4sRst1Jri09bvbS0Mt16cnQ2ZKj/1fEUXHt5yt7EzW2THHeev928dNrhPr6z nyevZUzkebJtj1qAyZudNW5sa2+oSD/8urm/J8J4+Y9/2xPuTzEqYKwKf3VC/+X8F5U33HZK zLrv+PuIEktxRqKhFnNRcSIAbKgxi1UDAAA= X-CMS-MailID: 20240918134925eucas1p268a994fb26a9a139ff7314cd19124653 X-Msg-Generator: CA Content-Type: text/plain; charset="utf-8" X-RootMTR: 20240918134925eucas1p268a994fb26a9a139ff7314cd19124653 X-EPHeader: CA CMS-TYPE: 201P X-CMS-RootMailID: 20240918134925eucas1p268a994fb26a9a139ff7314cd19124653 References: <20240918134901.193033-1-m.wilczynski@samsung.com> This driver was tested using the drm/imagination GPU driver. It was able to successfully power on the GPU, by passing a command through mailbox from E910 core to E902 that's responsible for powering up the GPU. The GPU driver was able to read the BVC version from control registers, which confirms it was successfully powered on. [ 33.957467] powervr ffef400000.gpu: [drm] loaded firmware powervr/rogue_36.52.104.182_v1.fw [ 33.966008] powervr ffef400000.gpu: [drm] FW version v1.0 (build 6621747 OS) [ 38.978542] powervr ffef400000.gpu: [drm] *ERROR* Firmware failed to boot Though the driver still fails to boot the firmware, the mailbox driver works when used with the not-yet-upstreamed firmware AON driver. There is ongoing work to get the BXM-4-64 supported with the drm/imagination driver [1], though it's not completed yet. This work is based on the driver from the vendor kernel [2]. Link: https://gitlab.freedesktop.org/imagination/linux-firmware/-/issues/2 = [1] Link: https://github.com/revyos/thead-kernel.git [2] Signed-off-by: Michal Wilczynski --- MAINTAINERS | 1 + drivers/mailbox/Kconfig | 10 + drivers/mailbox/Makefile | 2 + drivers/mailbox/mailbox-th1520.c | 598 +++++++++++++++++++++++++++++++ 4 files changed, 611 insertions(+) create mode 100644 drivers/mailbox/mailbox-th1520.c diff --git a/MAINTAINERS b/MAINTAINERS index 10430778c998..7331b30deef8 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -19721,6 +19721,7 @@ T: git https://github.com/pdp7/linux.git F: Documentation/devicetree/bindings/clock/thead,th1520-clk-ap.yaml F: arch/riscv/boot/dts/thead/ F: drivers/clk/thead/clk-th1520-ap.c +F: drivers/mailbox/mailbox-th1520.c F: include/dt-bindings/clock/thead,th1520-clk-ap.h =20 RNBD BLOCK DRIVERS diff --git a/drivers/mailbox/Kconfig b/drivers/mailbox/Kconfig index 4eed97295927..1c87a6b6b607 100644 --- a/drivers/mailbox/Kconfig +++ b/drivers/mailbox/Kconfig @@ -294,4 +294,14 @@ config QCOM_IPCC acts as an interrupt controller for receiving interrupts from clients. Say Y here if you want to build this driver. =20 +config THEAD_TH1520_MBOX + tristate "T-head TH1520 Mailbox" + depends on ARCH_THEAD || COMPILE_TEST + help + Mailbox driver implementation for the Thead TH-1520 platform. Enables + two cores within the SoC to communicate and coordinate by passing + messages. Could be used to communicate between E910 core, on which the + kernel is running, and E902 core used for power management among other + things. + endif diff --git a/drivers/mailbox/Makefile b/drivers/mailbox/Makefile index 3c3c27d54c13..5f4f5b0ce2cc 100644 --- a/drivers/mailbox/Makefile +++ b/drivers/mailbox/Makefile @@ -64,3 +64,5 @@ obj-$(CONFIG_SPRD_MBOX) +=3D sprd-mailbox.o obj-$(CONFIG_QCOM_CPUCP_MBOX) +=3D qcom-cpucp-mbox.o =20 obj-$(CONFIG_QCOM_IPCC) +=3D qcom-ipcc.o + +obj-$(CONFIG_THEAD_TH1520_MBOX) +=3D mailbox-th1520.o diff --git a/drivers/mailbox/mailbox-th1520.c b/drivers/mailbox/mailbox-th1= 520.c new file mode 100644 index 000000000000..589e2a964d8f --- /dev/null +++ b/drivers/mailbox/mailbox-th1520.c @@ -0,0 +1,598 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (C) 2021 Alibaba Group Holding Limited. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include + +/* Status Register */ +#define TH_1520_MBOX_STA 0x0 +#define TH_1520_MBOX_CLR 0x4 +#define TH_1520_MBOX_MASK 0xc + +/* Transmit/receive data register: + * INFO0 ~ INFO6 + */ +#define TH_1520_MBOX_INFO_NUM 8 +#define TH_1520_MBOX_DATA_INFO_NUM 7 +#define TH_1520_MBOX_INFO0 0x14 +/* Transmit ack register: INFO7 */ +#define TH_1520_MBOX_INFO7 0x30 + +/* Generate remote icu IRQ Register */ +#define TH_1520_MBOX_GEN 0x10 +#define TH_1520_MBOX_GEN_RX_DATA BIT(6) +#define TH_1520_MBOX_GEN_TX_ACK BIT(7) + +#define TH_1520_MBOX_CHAN_RES_SIZE 0x1000 +#define TH_1520_MBOX_CHANS 4 +#define TH_1520_MBOX_CHAN_NAME_SIZE 20 + +#define TH_1520_MBOX_ACK_MAGIC 0xdeadbeaf + +#ifdef CONFIG_PM_SLEEP +/* store MBOX context across system-wide suspend/resume transitions */ +struct th1520_mbox_context { + u32 intr_mask[TH_1520_MBOX_CHANS - 1]; +}; +#endif + +enum th1520_mbox_chan_type { + TH_1520_MBOX_TYPE_TXRX, /* Tx & Rx chan */ + TH_1520_MBOX_TYPE_DB, /* Tx & Rx doorbell */ +}; + +enum th1520_mbox_icu_cpu_id { + TH_1520_MBOX_ICU_CPU0, /* 910T */ + TH_1520_MBOX_ICU_CPU1, /* 902 */ + TH_1520_MBOX_ICU_CPU2, /* 906 */ + TH_1520_MBOX_ICU_CPU3, /* 910R */ +}; + +struct th1520_mbox_con_priv { + enum th1520_mbox_icu_cpu_id idx; + enum th1520_mbox_chan_type type; + void __iomem *comm_local_base; + void __iomem *comm_remote_base; + char irq_desc[TH_1520_MBOX_CHAN_NAME_SIZE]; + struct mbox_chan *chan; + struct tasklet_struct txdb_tasklet; +}; + +struct th1520_mbox_priv { + struct device *dev; + void __iomem *local_icu[TH_1520_MBOX_CHANS]; + void __iomem *remote_icu[TH_1520_MBOX_CHANS - 1]; + void __iomem *cur_cpu_ch_base; + enum th1520_mbox_icu_cpu_id cur_icu_cpu_id; + spinlock_t mbox_lock; /* control register lock */ + + struct mbox_controller mbox; + struct mbox_chan mbox_chans[TH_1520_MBOX_CHANS]; + + struct th1520_mbox_con_priv con_priv[TH_1520_MBOX_CHANS]; + struct clk *clk; + int irq; +#ifdef CONFIG_PM_SLEEP + struct th1520_mbox_context *ctx; +#endif +}; + +static struct th1520_mbox_priv *to_th1520_mbox_priv(struct mbox_controller= *mbox) +{ + return container_of(mbox, struct th1520_mbox_priv, mbox); +} + +static void th1520_mbox_write(struct th1520_mbox_priv *priv, u32 val, u32 = offs) +{ + iowrite32(val, priv->cur_cpu_ch_base + offs); +} + +static u32 th1520_mbox_read(struct th1520_mbox_priv *priv, u32 offs) +{ + return ioread32(priv->cur_cpu_ch_base + offs); +} + +static u32 th1520_mbox_rmw(struct th1520_mbox_priv *priv, u32 off, u32 set, + u32 clr) +{ + unsigned long flags; + u32 val; + + spin_lock_irqsave(&priv->mbox_lock, flags); + val =3D th1520_mbox_read(priv, off); + val &=3D ~clr; + val |=3D set; + th1520_mbox_write(priv, val, off); + spin_unlock_irqrestore(&priv->mbox_lock, flags); + + return val; +} + +static void th1520_mbox_chan_write(struct th1520_mbox_con_priv *cp, u32 va= l, + u32 offs, bool is_remote) +{ + if (is_remote) + iowrite32(val, cp->comm_remote_base + offs); + else + iowrite32(val, cp->comm_local_base + offs); +} + +static u32 th1520_mbox_chan_read(struct th1520_mbox_con_priv *cp, u32 offs, + bool is_remote) +{ + if (is_remote) + return ioread32(cp->comm_remote_base + offs); + else + return ioread32(cp->comm_local_base + offs); +} + +static void th1520_mbox_chan_rmw(struct th1520_mbox_con_priv *cp, u32 off, + u32 set, u32 clr, bool is_remote) +{ + struct th1520_mbox_priv *priv =3D to_th1520_mbox_priv(cp->chan->mbox); + unsigned long flags; + u32 val; + + spin_lock_irqsave(&priv->mbox_lock, flags); + val =3D th1520_mbox_chan_read(cp, off, is_remote); + val &=3D ~clr; + val |=3D set; + th1520_mbox_chan_write(cp, val, off, is_remote); + spin_unlock_irqrestore(&priv->mbox_lock, flags); +} + +static void th1520_mbox_chan_rd_data(struct th1520_mbox_con_priv *cp, void= *data, + bool is_remote) +{ + u32 off =3D TH_1520_MBOX_INFO0; + u32 *arg =3D data; + u32 i; + + /* read info0 ~ info6, totally 28 bytes + * requires data memory size is 28 bytes + */ + for (i =3D 0; i < TH_1520_MBOX_DATA_INFO_NUM; i++) { + *arg =3D th1520_mbox_chan_read(cp, off, is_remote); + off +=3D 4; + arg++; + } +} + +static void th1520_mbox_chan_wr_data(struct th1520_mbox_con_priv *cp, void= *data, + bool is_remote) +{ + u32 off =3D TH_1520_MBOX_INFO0; + u32 *arg =3D data; + u32 i; + + /* write info0 ~ info6, totally 28 bytes + * requires data memory is 28 bytes valid data + */ + for (i =3D 0; i < TH_1520_MBOX_DATA_INFO_NUM; i++) { + th1520_mbox_chan_write(cp, *arg, off, is_remote); + off +=3D 4; + arg++; + } +} + +static void th1520_mbox_chan_wr_ack(struct th1520_mbox_con_priv *cp, void = *data, + bool is_remote) +{ + u32 off =3D TH_1520_MBOX_INFO7; + u32 *arg =3D data; + + th1520_mbox_chan_write(cp, *arg, off, is_remote); +} + +static int th1520_mbox_chan_id_to_mapbit(struct th1520_mbox_con_priv *cp) +{ + struct th1520_mbox_priv *priv =3D to_th1520_mbox_priv(cp->chan->mbox); + int mapbit =3D 0; + int i; + + for (i =3D 0; i < TH_1520_MBOX_CHANS; i++) { + if (i =3D=3D cp->idx) + return mapbit; + + if (i !=3D priv->cur_icu_cpu_id) + mapbit++; + } + + if (i =3D=3D TH_1520_MBOX_CHANS) + dev_err(cp->chan->mbox->dev, "convert to mapbit failed\n"); + + return 0; +} + +static void th1520_mbox_txdb_tasklet(unsigned long data) +{ + struct th1520_mbox_con_priv *cp =3D (struct th1520_mbox_con_priv *)data; + + mbox_chan_txdone(cp->chan, 0); +} + +static irqreturn_t th1520_mbox_isr(int irq, void *p) +{ + struct mbox_chan *chan =3D p; + struct th1520_mbox_priv *priv =3D to_th1520_mbox_priv(chan->mbox); + struct th1520_mbox_con_priv *cp =3D chan->con_priv; + int mapbit =3D th1520_mbox_chan_id_to_mapbit(cp); + u32 sta, dat[TH_1520_MBOX_DATA_INFO_NUM]; + u32 ack_magic =3D TH_1520_MBOX_ACK_MAGIC; + u32 info0_data, info7_data; + + sta =3D th1520_mbox_read(priv, TH_1520_MBOX_STA); + if (!(sta & BIT(mapbit))) + return IRQ_NONE; + + /* clear chan irq bit in STA register */ + th1520_mbox_rmw(priv, TH_1520_MBOX_CLR, BIT(mapbit), 0); + + /* rx doorbell */ + if (cp->type =3D=3D TH_1520_MBOX_TYPE_DB) { + mbox_chan_received_data(cp->chan, NULL); + return IRQ_HANDLED; + } + + /* info0 is the protocol word, should not be zero! */ + info0_data =3D th1520_mbox_chan_read(cp, TH_1520_MBOX_INFO0, false); + if (info0_data) { + /* read info0~info6 data */ + th1520_mbox_chan_rd_data(cp, dat, false); + + /* clear local info0 */ + th1520_mbox_chan_write(cp, 0x0, TH_1520_MBOX_INFO0, false); + + /* notify remote cpu */ + th1520_mbox_chan_wr_ack(cp, &ack_magic, true); + /* CPU1 902/906 use polling mode to monitor info7 */ + if (cp->idx !=3D TH_1520_MBOX_ICU_CPU1 && + cp->idx !=3D TH_1520_MBOX_ICU_CPU2) + th1520_mbox_chan_rmw(cp, TH_1520_MBOX_GEN, + TH_1520_MBOX_GEN_TX_ACK, 0, true); + + /* transfer the data to client */ + mbox_chan_received_data(chan, (void *)dat); + } + + /* info7 magic value mean the real ack signal, not generate bit7 */ + info7_data =3D th1520_mbox_chan_read(cp, TH_1520_MBOX_INFO7, false); + if (info7_data =3D=3D TH_1520_MBOX_ACK_MAGIC) { + /* clear local info7 */ + th1520_mbox_chan_write(cp, 0x0, TH_1520_MBOX_INFO7, false); + + /* notify framework the last TX has completed */ + mbox_chan_txdone(chan, 0); + } + + if (!info0_data && !info7_data) + return IRQ_NONE; + + return IRQ_HANDLED; +} + +static int th1520_mbox_send_data(struct mbox_chan *chan, void *data) +{ + struct th1520_mbox_con_priv *cp =3D chan->con_priv; + + if (cp->type =3D=3D TH_1520_MBOX_TYPE_DB) + tasklet_schedule(&cp->txdb_tasklet); + else + th1520_mbox_chan_wr_data(cp, data, true); + + th1520_mbox_chan_rmw(cp, TH_1520_MBOX_GEN, TH_1520_MBOX_GEN_RX_DATA, 0, + true); + return 0; +} + +static int th1520_mbox_startup(struct mbox_chan *chan) +{ + struct th1520_mbox_priv *priv =3D to_th1520_mbox_priv(chan->mbox); + struct th1520_mbox_con_priv *cp =3D chan->con_priv; + u32 data[8] =3D {}; + int mask_bit; + int ret; + + /* clear local and remote generate and info0~info7 */ + th1520_mbox_chan_rmw(cp, TH_1520_MBOX_GEN, 0x0, 0xff, true); + th1520_mbox_chan_rmw(cp, TH_1520_MBOX_GEN, 0x0, 0xff, false); + th1520_mbox_chan_wr_ack(cp, &data[7], true); + th1520_mbox_chan_wr_ack(cp, &data[7], false); + th1520_mbox_chan_wr_data(cp, &data[0], true); + th1520_mbox_chan_wr_data(cp, &data[0], false); + + /* enable the chan mask */ + mask_bit =3D th1520_mbox_chan_id_to_mapbit(cp); + th1520_mbox_rmw(priv, TH_1520_MBOX_MASK, BIT(mask_bit), 0); + + if (cp->type =3D=3D TH_1520_MBOX_TYPE_DB) + /* tx doorbell doesn't have ACK, rx doorbell requires isr */ + tasklet_init(&cp->txdb_tasklet, th1520_mbox_txdb_tasklet, + (unsigned long)cp); + + ret =3D request_irq(priv->irq, th1520_mbox_isr, + IRQF_SHARED | IRQF_NO_SUSPEND, cp->irq_desc, chan); + if (ret) { + dev_err(priv->dev, "Unable to acquire IRQ %d\n", priv->irq); + return ret; + } + + return 0; +} + +static void th1520_mbox_shutdown(struct mbox_chan *chan) +{ + struct th1520_mbox_priv *priv =3D to_th1520_mbox_priv(chan->mbox); + struct th1520_mbox_con_priv *cp =3D chan->con_priv; + int mask_bit; + + /* clear the chan mask */ + mask_bit =3D th1520_mbox_chan_id_to_mapbit(cp); + th1520_mbox_rmw(priv, TH_1520_MBOX_MASK, 0, BIT(mask_bit)); + + free_irq(priv->irq, chan); +} + +static const struct mbox_chan_ops th1520_mbox_ops =3D { + .send_data =3D th1520_mbox_send_data, + .startup =3D th1520_mbox_startup, + .shutdown =3D th1520_mbox_shutdown, +}; + +static int th1520_mbox_init_generic(struct th1520_mbox_priv *priv) +{ +#ifdef CONFIG_PM_SLEEP + priv->ctx =3D devm_kzalloc(priv->dev, sizeof(*priv->ctx), GFP_KERNEL); + if (!priv->ctx) + return -ENOMEM; +#endif + /* Set default configuration */ + th1520_mbox_write(priv, 0xff, TH_1520_MBOX_CLR); + th1520_mbox_write(priv, 0x0, TH_1520_MBOX_MASK); + return 0; +} + +static struct mbox_chan *th1520_mbox_xlate(struct mbox_controller *mbox, + const struct of_phandle_args *sp) +{ + struct th1520_mbox_priv *priv =3D to_th1520_mbox_priv(mbox); + struct th1520_mbox_con_priv *cp; + u32 chan, type; + + if (sp->args_count !=3D 2) { + dev_err(mbox->dev, "Invalid argument count %d\n", + sp->args_count); + return ERR_PTR(-EINVAL); + } + + chan =3D sp->args[0]; /* comm remote channel */ + type =3D sp->args[1]; /* comm channel type */ + + if (chan >=3D mbox->num_chans) { + dev_err(mbox->dev, "Not supported channel number: %d\n", chan); + return ERR_PTR(-EINVAL); + } + + if (chan =3D=3D priv->cur_icu_cpu_id) { + dev_err(mbox->dev, "Cannot communicate with yourself\n"); + return ERR_PTR(-EINVAL); + } + + if (type > TH_1520_MBOX_TYPE_DB) { + dev_err(mbox->dev, "Not supported the type for channel[%d]\n", + chan); + return ERR_PTR(-EINVAL); + } + + cp =3D mbox->chans[chan].con_priv; + cp->type =3D type; + + return &mbox->chans[chan]; +} + +static int th1520_mbox_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct device_node *np =3D dev->of_node; + struct th1520_mbox_priv *priv; + struct resource *res; + unsigned int remote_idx =3D 0; + unsigned int i; + int ret; + + priv =3D devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + if (of_property_read_u32(np, "icu_cpu_id", &priv->cur_icu_cpu_id)) { + dev_err(dev, "icu_cpu_id is missing\n"); + return -EINVAL; + } + + if (priv->cur_icu_cpu_id !=3D TH_1520_MBOX_ICU_CPU0 && + priv->cur_icu_cpu_id !=3D TH_1520_MBOX_ICU_CPU3) { + dev_err(dev, "icu_cpu_id is invalid\n"); + return -EINVAL; + } + + priv->dev =3D dev; + + res =3D platform_get_resource_byname(pdev, IORESOURCE_MEM, "local_base"); + priv->local_icu[TH_1520_MBOX_ICU_CPU0] =3D devm_ioremap_resource(dev, res= ); + if (IS_ERR(priv->local_icu[TH_1520_MBOX_ICU_CPU0])) + return PTR_ERR(priv->local_icu[TH_1520_MBOX_ICU_CPU0]); + + res =3D platform_get_resource_byname(pdev, IORESOURCE_MEM, "remote_icu0"); + priv->remote_icu[0] =3D devm_ioremap_resource(dev, res); + if (IS_ERR(priv->remote_icu[0])) + return PTR_ERR(priv->remote_icu[0]); + + res =3D platform_get_resource_byname(pdev, IORESOURCE_MEM, "remote_icu1"); + priv->remote_icu[1] =3D devm_ioremap_resource(dev, res); + if (IS_ERR(priv->remote_icu[1])) + return PTR_ERR(priv->remote_icu[1]); + + res =3D platform_get_resource_byname(pdev, IORESOURCE_MEM, "remote_icu2"); + priv->remote_icu[2] =3D devm_ioremap_resource(dev, res); + if (IS_ERR(priv->remote_icu[2])) + return PTR_ERR(priv->remote_icu[2]); + + priv->local_icu[TH_1520_MBOX_ICU_CPU1] =3D + priv->local_icu[TH_1520_MBOX_ICU_CPU0] + TH_1520_MBOX_CHAN_RES_SIZE; + priv->local_icu[TH_1520_MBOX_ICU_CPU2] =3D + priv->local_icu[TH_1520_MBOX_ICU_CPU1] + TH_1520_MBOX_CHAN_RES_SIZE; + priv->local_icu[TH_1520_MBOX_ICU_CPU3] =3D + priv->local_icu[TH_1520_MBOX_ICU_CPU2] + TH_1520_MBOX_CHAN_RES_SIZE; + + priv->cur_cpu_ch_base =3D priv->local_icu[priv->cur_icu_cpu_id]; + + priv->irq =3D platform_get_irq(pdev, 0); + if (priv->irq < 0) + return priv->irq; + + priv->clk =3D devm_clk_get(dev, NULL); + if (IS_ERR(priv->clk)) { + if (PTR_ERR(priv->clk) !=3D -ENOENT) + return PTR_ERR(priv->clk); + + priv->clk =3D NULL; + } + + ret =3D clk_prepare_enable(priv->clk); + if (ret) { + dev_err(dev, "Failed to enable clock\n"); + return ret; + } + + /* init the chans */ + for (i =3D 0; i < TH_1520_MBOX_CHANS; i++) { + struct th1520_mbox_con_priv *cp =3D &priv->con_priv[i]; + + cp->idx =3D i; + cp->chan =3D &priv->mbox_chans[i]; + priv->mbox_chans[i].con_priv =3D cp; + snprintf(cp->irq_desc, sizeof(cp->irq_desc), + "th1520_mbox_chan[%i]", cp->idx); + + cp->comm_local_base =3D priv->local_icu[i]; + if (i !=3D priv->cur_icu_cpu_id) { + cp->comm_remote_base =3D priv->remote_icu[remote_idx]; + remote_idx++; + } + } + + spin_lock_init(&priv->mbox_lock); + + priv->mbox.dev =3D dev; + priv->mbox.ops =3D &th1520_mbox_ops; + priv->mbox.chans =3D priv->mbox_chans; + priv->mbox.num_chans =3D TH_1520_MBOX_CHANS; + priv->mbox.of_xlate =3D th1520_mbox_xlate; + priv->mbox.txdone_irq =3D true; + + platform_set_drvdata(pdev, priv); + + ret =3D th1520_mbox_init_generic(priv); + if (ret) { + dev_err(dev, "Failed to init mailbox context\n"); + return ret; + } + + return devm_mbox_controller_register(dev, &priv->mbox); +} + +static void th1520_mbox_remove(struct platform_device *pdev) +{ + struct th1520_mbox_priv *priv =3D platform_get_drvdata(pdev); + + clk_disable_unprepare(priv->clk); +} + +static const struct of_device_id th1520_mbox_dt_ids[] =3D { + { .compatible =3D "thead,th1520-mbox" }, + {} +}; +MODULE_DEVICE_TABLE(of, th1520_mbox_dt_ids); + +#ifdef CONFIG_PM_SLEEP +static int __maybe_unused th1520_mbox_suspend_noirq(struct device *dev) +{ + struct th1520_mbox_priv *priv =3D dev_get_drvdata(dev); + struct th1520_mbox_context *ctx =3D priv->ctx; + u32 i; + /* + * ONLY interrupt mask bit should be stored and restores. + * INFO data all assumed to be lost. + */ + for (i =3D 0; i < TH_1520_MBOX_CHANS; i++) { + ctx->intr_mask[i] =3D + ioread32(priv->local_icu[i] + TH_1520_MBOX_MASK); + } + return 0; +} + +static int __maybe_unused th1520_mbox_resume_noirq(struct device *dev) +{ + struct th1520_mbox_priv *priv =3D dev_get_drvdata(dev); + struct th1520_mbox_context *ctx =3D priv->ctx; + u32 i; + + for (i =3D 0; i < TH_1520_MBOX_CHANS; i++) { + iowrite32(ctx->intr_mask[i], + priv->local_icu[i] + TH_1520_MBOX_MASK); + } + + return 0; +} +#endif + +static int __maybe_unused th1520_mbox_runtime_suspend(struct device *dev) +{ + struct th1520_mbox_priv *priv =3D dev_get_drvdata(dev); + + clk_disable_unprepare(priv->clk); + + return 0; +} + +static int __maybe_unused th1520_mbox_runtime_resume(struct device *dev) +{ + struct th1520_mbox_priv *priv =3D dev_get_drvdata(dev); + int ret; + + ret =3D clk_prepare_enable(priv->clk); + if (ret) + dev_err(dev, "failed to enable clock\n"); + + return ret; +} + +static const struct dev_pm_ops th1520_mbox_pm_ops =3D { + SET_NOIRQ_SYSTEM_SLEEP_PM_OPS(th1520_mbox_suspend_noirq, + th1520_mbox_resume_noirq) + SET_RUNTIME_PM_OPS(th1520_mbox_runtime_suspend, + th1520_mbox_runtime_resume, NULL) +}; + +static struct platform_driver th1520_mbox_driver =3D { + .probe =3D th1520_mbox_probe, + .remove =3D th1520_mbox_remove, + .driver =3D { + .name =3D "th1520-mbox", + .of_match_table =3D th1520_mbox_dt_ids, + .pm =3D &th1520_mbox_pm_ops, + }, +}; +module_platform_driver(th1520_mbox_driver); + +MODULE_DESCRIPTION("Thead Light mailbox IPC driver"); +MODULE_LICENSE("GPL"); --=20 2.34.1 From nobody Fri Nov 29 14:56:37 2024 Received: from mailout2.w1.samsung.com (mailout2.w1.samsung.com [210.118.77.12]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 898DF189F5D for ; Wed, 18 Sep 2024 13:49:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=210.118.77.12 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726667371; cv=none; b=lcxZbmWxJlHg/R76LxdrOJmYcrY2K2fbXekd8gUjHiIgECHaaSgumOSYh8IQcXR/nhAUp4MCqftLncDPkA1dCCTiodOshi6Rg+dLhDPzKj9m+kg/8bvI+YiNddPt/6GW++XJKmmoiHeqV41gOs4UTzsR6qtx9kTdNLWGH/c0itU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726667371; c=relaxed/simple; bh=AJY0Xsz/Y6ToY5IC6gQa1F8MAqD9Omkvy0XRzv/GYGo=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:MIME-Version: Content-Type:References; b=snH0voMji03wx7UBSG2RsHozwOEgRKk9GVESPbH8c5g2nCxWw/zmfK5ObuaQDSM+17dsmFEndnfj7y/TqBz6v2MUaNr2NPK5RKk71AdQ/EpRu1Ep5HFHGrrxFukO2kysEcGDuh1NYDA3L9nzq2X1gSBcLfqTXBAXM3NhwNFmR8E= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=samsung.com; spf=pass smtp.mailfrom=samsung.com; dkim=pass (1024-bit key) header.d=samsung.com header.i=@samsung.com header.b=LEyoAolC; arc=none smtp.client-ip=210.118.77.12 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=samsung.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=samsung.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=samsung.com header.i=@samsung.com header.b="LEyoAolC" Received: from eucas1p1.samsung.com (unknown [182.198.249.206]) by mailout2.w1.samsung.com (KnoxPortal) with ESMTP id 20240918134927euoutp02bb8a051b512ccf8c2f2252c5bc626a76~2WtKWLAjR1901519015euoutp02H for ; Wed, 18 Sep 2024 13:49:27 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 mailout2.w1.samsung.com 20240918134927euoutp02bb8a051b512ccf8c2f2252c5bc626a76~2WtKWLAjR1901519015euoutp02H DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=samsung.com; s=mail20170921; t=1726667367; bh=02T9kzzWdCSYVfcbjqUHN+jds2Jp15gLdjoz6u6rOp8=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=LEyoAolCAnlmtcLcQkRE0pS0mKQhN4Ni5xV3pfE5HyEAgEvJBq+gPOroLIDsNMMZf bIbTnbIqVmBQQgWJNWkhRUWQZTMxf02RcpxxsyCeokCZXc0Q4qugAVZjgGIMdhkOol ianGN1Dgm6nZ39xsjxgsaEyBFC4QpkL3yONSNR6g= Received: from eusmges2new.samsung.com (unknown [203.254.199.244]) by eucas1p2.samsung.com (KnoxPortal) with ESMTP id 20240918134927eucas1p2c368227348de008b0c29c37d77cf8b38~2WtJ3n1x00326803268eucas1p2n; Wed, 18 Sep 2024 13:49:27 +0000 (GMT) Received: from eucas1p1.samsung.com ( [182.198.249.206]) by eusmges2new.samsung.com (EUCPMTA) with SMTP id E4.1B.09875.76ADAE66; Wed, 18 Sep 2024 14:49:27 +0100 (BST) Received: from eusmtrp2.samsung.com (unknown [182.198.249.139]) by eucas1p1.samsung.com (KnoxPortal) with ESMTPA id 20240918134926eucas1p1df23a583b356505939d4c5501bd6c80f~2WtJeJaJ50702707027eucas1p1_; Wed, 18 Sep 2024 13:49:26 +0000 (GMT) Received: from eusmgms2.samsung.com (unknown [182.198.249.180]) by eusmtrp2.samsung.com (KnoxPortal) with ESMTP id 20240918134926eusmtrp2c96fb1ba3229cf8f0d11a21bdb1370e4~2WtJdPJ550382403824eusmtrp2m; Wed, 18 Sep 2024 13:49:26 +0000 (GMT) X-AuditID: cbfec7f4-131ff70000002693-18-66eada6731d5 Received: from eusmtip1.samsung.com ( [203.254.199.221]) by eusmgms2.samsung.com (EUCPMTA) with SMTP id 5D.69.19096.66ADAE66; Wed, 18 Sep 2024 14:49:26 +0100 (BST) Received: from AMDC4942.home (unknown [106.210.136.40]) by eusmtip1.samsung.com (KnoxPortal) with ESMTPA id 20240918134925eusmtip19c28f3b9c43949c2aadbc88904cce5dd~2WtIuzDyL1778117781eusmtip1F; Wed, 18 Sep 2024 13:49:25 +0000 (GMT) From: Michal Wilczynski To: drew@pdp7.com, guoren@kernel.org, wefu@redhat.com, jassisinghbrar@gmail.com, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu, m.szyprowski@samsung.com Cc: linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Michal Wilczynski Subject: [PATCH RFC v1 2/3] dt-bindings: mailbox: Add thead,th1520-mailbox bindings Date: Wed, 18 Sep 2024 15:49:00 +0200 Message-Id: <20240918134901.193033-3-m.wilczynski@samsung.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240918134901.193033-1-m.wilczynski@samsung.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFjrPKsWRmVeSWpSXmKPExsWy7djPc7rpt16lGfzYzGKx9fcsdos1e88x Wcw/co7V4t6lLUwWL/Y2slhcWzGX3eLlrHtsFpd3zWGz2Pa5hc1i7ZG77Bbrv85nsnh5uYfZ om0Wv8X/PTvYLVr2T2Fx4Pd48/Ili8fhji/sHjtn3WX32LSqk81j85J6j5a1x5g83u+7yubR t2UVo8el5uvsHp83yQVwRXHZpKTmZJalFunbJXBlHP73iLXgonTFk9eCDYzvRbsYOTkkBEwk TlztZe9i5OIQEljBKHH7/B82COcLo8Txdc9ZIJzPjBLX7h8AynCAtew/pAYRX84osW7GD2YI 5w2jxNV5R9lA5rIJGEk8WD6fFSQhIvCOUWLStdtMIA6zQC+jxNS9M5lAqoQFQiVWbt3ICGKz CKhKrD92kglkBa+AncTcZVIQB8pL7D94lhnE5hSwl5jxqZEFxOYVEJQ4OfMJmM0MVNO8dTbY FRICszkljr65wAzR7CIxv3M/G4QtLPHq+BZ2CFtG4v/O+UwQdr7Eg62foOprJHb2HIeyrSXu nPsF9jKzgKbE+l36EGFHiV+v/jFDQoJP4sZbQYgT+CQmbZsOFeaV6GgTgqhWk5ja0wu39NyK bVBLPSTO7t/AOoFRcRaSZ2YheWYWwt4FjMyrGMVTS4tz01OLjfJSy/WKE3OLS/PS9ZLzczcx AtPc6X/Hv+xgXP7qo94hRiYOxkOMEhzMSiK84h9epgnxpiRWVqUW5ccXleakFh9ilOZgURLn VU2RTxUSSE8sSc1OTS1ILYLJMnFwSjUwFeSlP2BWku5+18Lyt3ZPwiaW08KcL6/v9hd48uVh 0YHTzWlLtU7nf1mhduig1op7v8NPGWhM3PWc2a8971nwrR13E27e9vghZjLrscZsRaYjfLM0 HT04PM93N279E87yYqthHbdGwma/d/f33zwzXXiuxA39UzIp+V+aOewvTf6d/bXo5eyF8SaL uaJMp15c2tGlfHvu1bWpzz5WPz0l5xLkwJg/ZdYfSyarr+y7jVdonHYzqfq8u708KXZNiit7 oUDztrJ/x18VrnTonao77UeRun/1c4tS1h+S107nn0j6G6dwwlVCPLC86D1DuP/0ysYDPQm2 xhLljax2n7dwyMltdP+1wTezb2m1h32NEktxRqKhFnNRcSIAPZAB6eIDAAA= X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFtrHIsWRmVeSWpSXmKPExsVy+t/xu7ppt16lGby8oWax9fcsdos1e88x Wcw/co7V4t6lLUwWL/Y2slhcWzGX3eLlrHtsFpd3zWGz2Pa5hc1i7ZG77Bbrv85nsnh5uYfZ om0Wv8X/PTvYLVr2T2Fx4Pd48/Ili8fhji/sHjtn3WX32LSqk81j85J6j5a1x5g83u+7yubR t2UVo8el5uvsHp83yQVwRenZFOWXlqQqZOQXl9gqRRtaGOkZWlroGZlY6hkam8daGZkq6dvZ pKTmZJalFunbJehlHP73iLXgonTFk9eCDYzvRbsYOTgkBEwk9h9S62Lk4hASWMoo8e7TFaYu Rk6guIzEte6XLBC2sMSfa11sEEWvGCVuN5xlBkmwCRhJPFg+nxUkISLwh1Hi+rM3jCAOs8BE Rombc+8zglQJCwRLTF39hBXEZhFQlVh/7CQTyGpeATuJucukIDbIS+w/CDGUU8BeYsanRrDN QkAlv55sALN5BQQlTs58AmYzA9U3b53NPIFRYBaS1CwkqQWMTKsYRVJLi3PTc4uN9IoTc4tL 89L1kvNzNzECI3LbsZ9bdjCufPVR7xAjEwfjIUYJDmYlEV7xDy/ThHhTEiurUovy44tKc1KL DzGaAp09kVlKNDkfmBLySuINzQxMDU3MLA1MLc2MlcR52a6cTxMSSE8sSc1OTS1ILYLpY+Lg lGpgkn3o8GKWTv6xxH+LeVRvrdPYLdtbzdgZ+Kx2sbHbvdgte1Ve3i5flvX+7mbja2s5jPI+ N6YIl8+oX7M2+LcUxxMuGWvXVtf6Oa0VD1ZLLXzYu+FLQbT/UwVfH9uvDOIXysr1TeP3qmYa njW4nB4zbUnH29hWDsZY9aSGS7fvTZTfN20Vy6Z9ebFHJBcqrDr7+nDP0V8rXgnckZTYHZ+e lsez1jVgj5NqmWZubi3Tr5K2RzKdh75sjo9/9ONnVa2CtL+Btiqr3XMniwi/R3M5LHlmM1cY 5fvqvOw55d++/u6TK/Y3vuR6Kc1sfPDQaPPfiuN+Xw7HPbQzK6hV2n0y2rl5osANY+H8AwKl 00yVWIozEg21mIuKEwEbvj/oUQMAAA== X-CMS-MailID: 20240918134926eucas1p1df23a583b356505939d4c5501bd6c80f X-Msg-Generator: CA Content-Type: text/plain; charset="utf-8" X-RootMTR: 20240918134926eucas1p1df23a583b356505939d4c5501bd6c80f X-EPHeader: CA CMS-TYPE: 201P X-CMS-RootMailID: 20240918134926eucas1p1df23a583b356505939d4c5501bd6c80f References: <20240918134901.193033-1-m.wilczynski@samsung.com> Add bindings for the mailbox controller. This work is based on the vendor kernel. [1] Link: https://github.com/revyos/thead-kernel.git [1] Signed-off-by: Michal Wilczynski --- .../bindings/mailbox/thead,th1520-mbox.yaml | 83 +++++++++++++++++++ MAINTAINERS | 1 + 2 files changed, 84 insertions(+) create mode 100644 Documentation/devicetree/bindings/mailbox/thead,th1520-= mbox.yaml diff --git a/Documentation/devicetree/bindings/mailbox/thead,th1520-mbox.ya= ml b/Documentation/devicetree/bindings/mailbox/thead,th1520-mbox.yaml new file mode 100644 index 000000000000..f446fae76398 --- /dev/null +++ b/Documentation/devicetree/bindings/mailbox/thead,th1520-mbox.yaml @@ -0,0 +1,83 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) + +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mailbox/thead,th1520-mbox.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: T-head TH1520 Mailbox Controller + +description: | + The T-head mailbox controller enables two cores within the SoC to + communicate and coordinate by passing messages (e.g., data, status, + and control) through the mailbox channels. It also provides the ability + for one core to signal the other processor using interrupts. + +maintainers: + - Michal Wilczynski + +properties: + compatible: + const: thead,th1520-mbox + + reg: + description: Contains base addresses and sizes for the mailbox and rem= ote ICUs. + items: + - description: Mailbox local base address + - description: Remote ICU 0 base address + - description: Remote ICU 1 base address + - description: Remote ICU 2 base address + + reg-names: + items: + - const: local_base + - const: remote_icu0 + - const: remote_icu1 + - const: remote_icu2 + + interrupts: + maxItems: 1 + description: Interrupt for the mailbox controller. + + clocks: + maxItems: 1 + description: Clock phandle for the mailbox controller. + + clock-names: + items: + - const: ipg + + icu_cpu_id: + $ref: /schemas/types.yaml#/definitions/uint32 + description: CPU ID for the ICU. + + '#mbox-cells': + const: 2 + description: Number of cells required to encode the mailbox specifier. + +additionalProperties: false + +required: + - compatible + - reg + - reg-names + - interrupts + - icu_cpu_id + - '#mbox-cells' + +dependencies: + clock-names: [ clocks ] + +examples: + - | + mbox_910t: mbox@ffffc38000 { + compatible =3D "thead,th1520-mbox"; + reg =3D <0xff 0xffc38000 0x0 0x4000>, + <0xff 0xffc44000 0x0 0x1000>, + <0xff 0xffc4c000 0x0 0x1000>, + <0xff 0xffc54000 0x0 0x1000>; + reg-names =3D "local_base", "remote_icu0", "remote_icu1", "remote_ic= u2"; + interrupts =3D <28 IRQ_TYPE_LEVEL_HIGH>; + icu_cpu_id =3D <0>; + #mbox-cells =3D <2>; + }; diff --git a/MAINTAINERS b/MAINTAINERS index 7331b30deef8..49198b2ed2e7 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -19719,6 +19719,7 @@ L: linux-riscv@lists.infradead.org S: Maintained T: git https://github.com/pdp7/linux.git F: Documentation/devicetree/bindings/clock/thead,th1520-clk-ap.yaml +F: Documentation/devicetree/bindings/mailbox/thead,th1520-mbox.yaml F: arch/riscv/boot/dts/thead/ F: drivers/clk/thead/clk-th1520-ap.c F: drivers/mailbox/mailbox-th1520.c --=20 2.34.1 From nobody Fri Nov 29 14:56:37 2024 Received: from mailout1.w1.samsung.com (mailout1.w1.samsung.com [210.118.77.11]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9424818B470 for ; Wed, 18 Sep 2024 13:49:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=210.118.77.11 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726667373; cv=none; b=hK1NlntxMc3bIo1fMJENDw7PgZ8jT82sKwc3DqIeG90a6JrS9n2mzOCC9bzhkF/be9p5LJbw57g+AdYXvXfV1og16kY3joS/Tc4R74RjQLHhlccDvjhDdqTrQ7dJRy1PC0SxWohniUZ/ijexcljPufCgauTRnCqzJQ3dbJi+Zks= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726667373; c=relaxed/simple; bh=9SWnzQzcyvWcLTDsOnmQNroqxqJIzKQ+//wP7s1rvM4=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:MIME-Version: Content-Type:References; b=LVI4mNtgNz6Fqogp4w1xuoc2s2VkP0ooelQyOmmpY3qojpGp23SOKBjF8aCeTAKZF3krYRpjO/5lLfRyLwmfhcyBrxP0MqgAYI0Ztmtjli3Mc43PMmrtQNrctCrONKKbzCi7OGlNbsEjxghqAjTe8HpxA5SGrZU08ZmxH2WKoKA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=samsung.com; spf=pass smtp.mailfrom=samsung.com; dkim=pass (1024-bit key) header.d=samsung.com header.i=@samsung.com header.b=IQbZYUVo; arc=none smtp.client-ip=210.118.77.11 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=samsung.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=samsung.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=samsung.com header.i=@samsung.com header.b="IQbZYUVo" Received: from eucas1p1.samsung.com (unknown [182.198.249.206]) by mailout1.w1.samsung.com (KnoxPortal) with ESMTP id 20240918134928euoutp01a69232b731deca9b9e74a2ea67611130~2WtLhrJy40180301803euoutp01m for ; Wed, 18 Sep 2024 13:49:28 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 mailout1.w1.samsung.com 20240918134928euoutp01a69232b731deca9b9e74a2ea67611130~2WtLhrJy40180301803euoutp01m DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=samsung.com; s=mail20170921; t=1726667368; bh=5fUgpCsJux7Lg3Z0dohni+cpqjEONc3jhq5kpwUvl3U=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=IQbZYUVol8s0rwsLmFZfIq/J1akjpmyDd4FuIaiAzN1a8kJTaqhzgVsWcNVkv78cZ b8pqKy+rpDNv7Vxzkv9sBvH6WY8BEv9ZDPOfMesI8WxYSVky6Q6M9H0SZZnLNr1JEi 3b0AC+WOMbyp0VDZr/MjTvT4ydbT1QTaBVrciYyI= Received: from eusmges1new.samsung.com (unknown [203.254.199.242]) by eucas1p2.samsung.com (KnoxPortal) with ESMTP id 20240918134928eucas1p2e4f0984503f67a7c50ff85cc3181081e~2WtLL-GYv2479524795eucas1p2V; Wed, 18 Sep 2024 13:49:28 +0000 (GMT) Received: from eucas1p1.samsung.com ( [182.198.249.206]) by eusmges1new.samsung.com (EUCPMTA) with SMTP id 0C.AA.09624.86ADAE66; Wed, 18 Sep 2024 14:49:28 +0100 (BST) Received: from eusmtrp2.samsung.com (unknown [182.198.249.139]) by eucas1p2.samsung.com (KnoxPortal) with ESMTPA id 20240918134928eucas1p216ff09a6f98681def7e8e38e02c27145~2WtKuzpFr2479924799eucas1p2M; Wed, 18 Sep 2024 13:49:28 +0000 (GMT) Received: from eusmgms1.samsung.com (unknown [182.198.249.179]) by eusmtrp2.samsung.com (KnoxPortal) with ESMTP id 20240918134928eusmtrp27aeaa4468d559e99a86c9978ba737140~2WtKuE6bp0382303823eusmtrp2s; Wed, 18 Sep 2024 13:49:28 +0000 (GMT) X-AuditID: cbfec7f2-bfbff70000002598-95-66eada68d343 Received: from eusmtip1.samsung.com ( [203.254.199.221]) by eusmgms1.samsung.com (EUCPMTA) with SMTP id AB.48.14621.76ADAE66; Wed, 18 Sep 2024 14:49:27 +0100 (BST) Received: from AMDC4942.home (unknown [106.210.136.40]) by eusmtip1.samsung.com (KnoxPortal) with ESMTPA id 20240918134927eusmtip164d7500664afdd5903469ddd7fb746f0~2WtJ70Jem1705517055eusmtip1T; Wed, 18 Sep 2024 13:49:27 +0000 (GMT) From: Michal Wilczynski To: drew@pdp7.com, guoren@kernel.org, wefu@redhat.com, jassisinghbrar@gmail.com, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu, m.szyprowski@samsung.com Cc: linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Michal Wilczynski Subject: [PATCH RFC v1 3/3] riscv: dts: thead: Add mailbox node Date: Wed, 18 Sep 2024 15:49:01 +0200 Message-Id: <20240918134901.193033-4-m.wilczynski@samsung.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240918134901.193033-1-m.wilczynski@samsung.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFrrIKsWRmVeSWpSXmKPExsWy7djPc7oZt16lGXy+IGOx9fcsdos1e88x Wcw/co7V4t6lLUwWL/Y2slhcWzGX3eLlrHtsFpd3zWGz2Pa5hc1i7ZG77Bbrv85nsnh5uYfZ om0Wv8X/PTvYLVr2T2Fx4Pd48/Ili8fhji/sHjtn3WX32LSqk81j85J6j5a1x5g83u+7yubR t2UVo8el5uvsHp83yQVwRXHZpKTmZJalFunbJXBl3Nl+mLlgK2fFmaUz2RoY57N3MXJySAiY SFxqmABkc3EICaxglFjX+J8ZwvnCKLGzr5URwvnMKPH74AdWmJbX7RNYIRLLGSX+TDoLVfWG UWL21sVgg9kEjCQeLJ8PViUi8I5RYtK120wgDrNAL6PE1L0zmUCqhAXsJV7deckGYrMIqEr8 3LUayObg4BWwk7h9Xx9inbzE/oNnmUFsTqDyGZ8aWUBsXgFBiZMzn4DZzEA1zVtngx0uITCb U+Lf1IXMEM0uEi+Pz2WEsIUlXh3fAvW2jMT/nfOZIOx8iQdbP0HV10js7DkOZVtL3Dn3C+we ZgFNifW7oO5xlDj9qIUZJCwhwCdx460gxAl8EpO2TYcK80p0tAlBVKtJTO3phVt6bsU2qKUe Ehufb2GawKg4C8kzs5A8Mwth7wJG5lWM4qmlxbnpqcWGeanlesWJucWleel6yfm5mxiBqe70 v+OfdjDOffVR7xAjEwfjIUYJDmYlEV7xDy/ThHhTEiurUovy44tKc1KLDzFKc7AoifOqpsin CgmkJ5akZqemFqQWwWSZODilGphE5x58GXXmo8vDa8IlcvcUCj+/CFp5d5pT/9SbqcnnH8Sp 9c78Xqm06mDNqagJ70QedrctPH6idMneLNtd5+809d57xTWf602/8qNUaZ1pva4uH/jsuNK4 GoX+1O8Obw2Z53508YVliV4F9zNndflyyO0LVHqw41GB8uHm+TXLLNQT/irdZ5K6b/f8TEPQ 4wXTmZSu57+bIhTbeXN9SabQou/Nhk5x3beEUhw9ipayTNjMIq5/2/T4JG3+2ecqX71RNvj8 qYa9+fzsXRNbVHj+bj8mMqP5qKEaU8qz57nmpVFq+x4HhwVNK1Vg9lrls+ijVI6fy33bdw2T ORPWC/45IFbww3Njy7GNs5mtP/cosRRnJBpqMRcVJwIACyBx6uQDAAA= X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFjrAIsWRmVeSWpSXmKPExsVy+t/xu7rpt16lGXydZGOx9fcsdos1e88x Wcw/co7V4t6lLUwWL/Y2slhcWzGX3eLlrHtsFpd3zWGz2Pa5hc1i7ZG77Bbrv85nsnh5uYfZ om0Wv8X/PTvYLVr2T2Fx4Pd48/Ili8fhji/sHjtn3WX32LSqk81j85J6j5a1x5g83u+7yubR t2UVo8el5uvsHp83yQVwRenZFOWXlqQqZOQXl9gqRRtaGOkZWlroGZlY6hkam8daGZkq6dvZ pKTmZJalFunbJehl3Nl+mLlgK2fFmaUz2RoY57N3MXJySAiYSLxun8DaxcjFISSwlFFi+fPv TBAJGYlr3S9ZIGxhiT/Xutggil4xSjReOsYGkmATMJJ4sHw+WLeIwB9GievP3jCCOMwCExkl bs69zwhSJSxgL/HqzkuwDhYBVYmfu1YD2RwcvAJ2Erfv60NskJfYf/AsM4jNCVQ+41Mj2GYh oJJfTzaA2bwCghInZz4Bs5mB6pu3zmaewCgwC0lqFpLUAkamVYwiqaXFuem5xYZ6xYm5xaV5 6XrJ+bmbGIFRue3Yz807GOe9+qh3iJGJg/EQowQHs5IIr/iHl2lCvCmJlVWpRfnxRaU5qcWH GE2Bzp7ILCWanA9MC3kl8YZmBqaGJmaWBqaWZsZK4rxul8+nCQmkJ5akZqemFqQWwfQxcXBK NTCtOzddbN5TI//+BQaCjevkvKxvOL/kmn7sRogfW8SEtvVbXV94plt/mOvyd5KoevRREZYj QZcCZipKfberueZ07cIqs/UyIZ4i78NKtzjf/bl6bsEj3/riSy6n88UPhRS1qHy5NTUgffbZ KLE6BV7RV/0vH6o213W8KK4JVxd5xaU86VXl5vy+WzszH/Rd1vWqVxebLhCxmf/8f42IQ8fO Wnyssl4gG7pj3ser+bvktiw+seVj6PElW4S2druEHrr+KU6IQZqhtPO51tLJF5/s9fhxNceh MDbIk/3Chh1NW6ayhxR8qd1kz8bovZjr8fI+idNJDfWnVbe+2J+4xjhUsNA0aNvBXVOCl1ob HP6pxFKckWioxVxUnAgAb87np1MDAAA= X-CMS-MailID: 20240918134928eucas1p216ff09a6f98681def7e8e38e02c27145 X-Msg-Generator: CA Content-Type: text/plain; charset="utf-8" X-RootMTR: 20240918134928eucas1p216ff09a6f98681def7e8e38e02c27145 X-EPHeader: CA CMS-TYPE: 201P X-CMS-RootMailID: 20240918134928eucas1p216ff09a6f98681def7e8e38e02c27145 References: <20240918134901.193033-1-m.wilczynski@samsung.com> Add mailbox device tree node. This work is based on the vendor kernel [1]. Link: https://github.com/revyos/thead-kernel.git [1] Signed-off-by: Michal Wilczynski --- arch/riscv/boot/dts/thead/th1520.dtsi | 15 +++++++++++++++ 1 file changed, 15 insertions(+) diff --git a/arch/riscv/boot/dts/thead/th1520.dtsi b/arch/riscv/boot/dts/th= ead/th1520.dtsi index 3c9974062c20..5d0cc1d899d7 100644 --- a/arch/riscv/boot/dts/thead/th1520.dtsi +++ b/arch/riscv/boot/dts/thead/th1520.dtsi @@ -546,5 +546,20 @@ portf: gpio-controller@0 { interrupts =3D <55 IRQ_TYPE_LEVEL_HIGH>; }; }; + + mbox_910t: mbox@ffffc38000 { + compatible =3D "thead,th1520-mbox"; + reg =3D <0xff 0xffc38000 0x0 0x4000>, + <0xff 0xffc44000 0x0 0x1000>, + <0xff 0xffc4c000 0x0 0x1000>, + <0xff 0xffc54000 0x0 0x1000>; + reg-names =3D "local_base", "remote_icu0", "remote_icu1", "remote= _icu2"; + interrupt-parent =3D <&plic>; + interrupts =3D <28 IRQ_TYPE_LEVEL_HIGH>; + clocks =3D <&apb_clk>; + clock-names =3D "ipg"; + icu_cpu_id =3D <0>; + #mbox-cells =3D <2>; + }; }; }; --=20 2.34.1