From nobody Sun Feb 8 18:22:42 2026 Received: from mail-yw1-f179.google.com (mail-yw1-f179.google.com [209.85.128.179]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1C1FD2CA6 for ; Sun, 15 Sep 2024 02:42:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.179 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726368124; cv=none; b=f1Qz6gYFXaLkiDmKYEcc6iXrLSPjJc3gHvWcI03mmiHWXi5Mru02NlY3Gun50M9FZxm/jIZSdP8zV33hZTqDaEjNSxpQ15qfT6d1oJd2Ppsv1FdYeb5z7Ck4EH+e7NqoOv31zwNehTGCec2jabD9geO86wmz7V2yERNERsuHpds= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726368124; c=relaxed/simple; bh=IUCwRcXE5I82NIB19aXE/IX+5lvyBc2mJr7JR7PD2NE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=MssCXc1CAAulhe/vukufseRgL/9S+WeFm9NB6TWT0Zv8yGPfXY0X2nkrldi4Q9Cg2YTcxZ7hgDjRodFXKkInIzGDdePgwto4h/DUd/yhigoGCebEnXl9aCC6GmQRygzSdVLLk+z77VVKS5O7Y/JtAsGA+NXunEQeKX/R3Sw3itk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=tenstorrent.com; spf=pass smtp.mailfrom=tenstorrent.com; dkim=pass (2048-bit key) header.d=tenstorrent.com header.i=@tenstorrent.com header.b=HzLsDb7T; arc=none smtp.client-ip=209.85.128.179 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=tenstorrent.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tenstorrent.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tenstorrent.com header.i=@tenstorrent.com header.b="HzLsDb7T" Received: by mail-yw1-f179.google.com with SMTP id 00721157ae682-6d49cec2a5dso16328577b3.3 for ; Sat, 14 Sep 2024 19:42:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tenstorrent.com; s=google; t=1726368122; x=1726972922; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=tMQRtPuaHxiDneHLGsqEiUQVCNL6uGmkw4AEy7QlmYA=; b=HzLsDb7TVMAoMvxA7LViFp3qCyKqk3TCASIHbmGXbkGFhJ0T6lT8KpTQeMF5ZJxKiA NvJhF3n6Fk8sg+MYnJlvC+QF/wBkLtJt0fHRSlmanHN8Jkb3Sa8i2AfGnBOUXcYoaa1I BMpr+A5ZikacYlh9Xg/MHAWWfUrpRbWdbTfZyVgqi/fpkkyAbmWlO8zRjuNS5kJl9I89 I/AIQNscBAfg+mmebyU474rbeMh8qjw+eGOLyOEiglYadifgi/0Kk1yGPeBrDSMCPMen XWq8AdakNmLoA5cbWT9urJmALY2ng6tD97o7QtoqXfgkq0cCbNRpngSCff6oMlf122Ni I20w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1726368122; x=1726972922; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=tMQRtPuaHxiDneHLGsqEiUQVCNL6uGmkw4AEy7QlmYA=; b=hoCOst1bz43zEuAzGJC+Oy3/XuxccpYZAEhNPPBbBzZqGNKx8I02zquvfHZw8iR7rq NwYpVc4zWiyj8gEXVc/5UEDu9uwbqp03cvCHBcdd2zY5Mnop3m2gFdNigEs7ITJQPVMm k/GNtXCEkNb9z1AD2noypWqgnjTDtGKKZNrJE6ClVNaUytf5/YuBOOPOW8sERFBEHMYa QfaKMSrydz2DdAghT65+12g6IIeXb6luMazbrK0/M7bN9Z1zBKpqXtYlf5zKTi/6q9i0 OPeyFIcqoevCq9XLOAvsN8nG2heDAnbcK6hxRXaI49y0aETPMl6gC48t2lO5Woz/6sCl U1ew== X-Forwarded-Encrypted: i=1; AJvYcCU0natW2x1yBkJ2bnYvKEOHjHMPj4FHYOwn6sGudAnD5IqbMJ9N2YLPYhnr45cBuPCbynoQK030WUYGlTw=@vger.kernel.org X-Gm-Message-State: AOJu0YyrAYdpqW058LQETXNXVwqed4QofGtkp3h518x8cLPJZ80nchCm uCYXzi4h8WqZz4JsGgkhIKcEQ0beE1mhGWu7FV5FA7vIdhTrSz24Bz2LTDmzzOw= X-Google-Smtp-Source: AGHT+IHHNR7CGDPc0Pjeg9v8F+XBJ1eide8KNVapGjJQGi+bc28YRc4SOy1s7v6U0+ArPman2j0mTQ== X-Received: by 2002:a05:690c:4904:b0:6db:c6ea:6eb9 with SMTP id 00721157ae682-6dbcc5946a8mr59791137b3.45.1726368121924; Sat, 14 Sep 2024 19:42:01 -0700 (PDT) Received: from [127.0.1.1] ([216.139.163.245]) by smtp.gmail.com with ESMTPSA id 00721157ae682-6dbe2e0d924sm4129097b3.41.2024.09.14.19.41.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 14 Sep 2024 19:42:01 -0700 (PDT) From: Drew Fustini Date: Sat, 14 Sep 2024 19:40:49 -0700 Subject: [PATCH v2 1/8] dt-bindings: pinctrl: Add thead,th1520-pinctrl bindings Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20240914-th1520-pinctrl-v2-1-3ba67dde882c@tenstorrent.com> References: <20240914-th1520-pinctrl-v2-0-3ba67dde882c@tenstorrent.com> In-Reply-To: <20240914-th1520-pinctrl-v2-0-3ba67dde882c@tenstorrent.com> To: Drew Fustini , Guo Ren , Fu Wei , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Emil Renner Berthing , Thomas Bonnefille , Paul Walmsley , Palmer Dabbelt , Albert Ou Cc: linux-riscv@lists.infradead.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Drew Fustini X-Mailer: b4 0.14.1 From: Emil Renner Berthing Add bindings for the pin controllers on the T-Head TH1520 RISC-V SoC. Tested-by: Thomas Bonnefille Signed-off-by: Emil Renner Berthing [dfustini: add thead,pad-group to select the pin controller instance] Signed-off-by: Drew Fustini Reviewed-by: Rob Herring (Arm) --- .../bindings/pinctrl/thead,th1520-pinctrl.yaml | 176 +++++++++++++++++= ++++ MAINTAINERS | 1 + 2 files changed, 177 insertions(+) diff --git a/Documentation/devicetree/bindings/pinctrl/thead,th1520-pinctrl= .yaml b/Documentation/devicetree/bindings/pinctrl/thead,th1520-pinctrl.yaml new file mode 100644 index 000000000000..21f86740a63d --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/thead,th1520-pinctrl.yaml @@ -0,0 +1,176 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/thead,th1520-pinctrl.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: T-Head TH1520 SoC pin controller + +maintainers: + - Emil Renner Berthing + +description: | + Pinmux and pinconf controller in the T-Head TH1520 RISC-V SoC. + + The TH1520 has 3 groups of pads each controlled from different memory ra= nges. + Confusingly the memory ranges are named + PADCTRL_AOSYS -> PAD Group 1 + PADCTRL1_APSYS -> PAD Group 2 + PADCTRL0_APSYS -> PAD Group 3 + + Each pad can be muxed individually to up to 6 different functions. For m= ost + pads only a few of those 6 configurations are valid though, and a few pa= ds in + group 1 does not support muxing at all. + + Pinconf is fairly regular except for a few pads in group 1 that either c= an't + be configured or has some special functions. The rest have configurable = drive + strength, input enable, schmitt trigger, slew rate, pull-up and pull-dow= n in + addition to a special strong pull up. + + Certain pads in group 1 can be muxed to AUDIO_PA0 - AUDIO_PA30 functions= and + are then meant to be used by the audio co-processor. Each such pad can t= hen + be further muxed to either audio GPIO or one of 4 functions such as UART= , I2C + and I2S. If the audio pad is muxed to one of the 4 functions then pincon= f is + also configured in different registers. All of this is done from a diffe= rent + AUDIO_IOCTRL memory range and is left to the audio co-processor for now. + +properties: + compatible: + enum: + - thead,th1520-pinctrl + reg: + maxItems: 1 + + clocks: + maxItems: 1 + + thead,pad-group: + description: | + Select the pad group that is associated with the pin controller inst= ance. + + Base Address Name Group + 0xFF_FFF4_A000 PADCTRL_AOSYS 1 + 0xFF_E7F3_C000 PADCTRL1_APSYS 2 + 0xFF_EC00_7000 PADCTRL0_APSYS 3 + + $ref: /schemas/types.yaml#/definitions/uint32 + enum: [1, 2, 3] + +required: + - compatible + - reg + - clocks + +patternProperties: + '-[0-9]+$': + type: object + additionalProperties: false + + patternProperties: + '-pins$': + type: object + allOf: + - $ref: /schemas/pinctrl/pincfg-node.yaml# + - $ref: /schemas/pinctrl/pinmux-node.yaml# + + additionalProperties: false + + description: + A pinctrl node should contain at least one subnode describing one + or more pads and their associated pinmux and pinconf settings. + + properties: + pins: + description: List of pads that properties in the node apply to. + + function: + enum: [ gpio, pwm, uart, ir, i2c, spi, qspi, sdio, audio, i2s, + gmac0, gmac1, dpu0, dpu1, isp, hdmi, bootsel, debug, + clock, jtag, iso7816, efuse, reset ] + description: The mux function to select for the given pins. + + bias-disable: true + + bias-pull-up: + oneOf: + - type: boolean + description: Enable the regular 48kOhm pull-up + - enum: [ 2100, 48000 ] + description: Enable the strong 2.1kOhm pull-up or regular = 48kOhm pull-up + + bias-pull-down: + oneOf: + - type: boolean + - const: 44000 + description: Enable the regular 44kOhm pull-down + + drive-strength: + enum: [ 1, 2, 3, 5, 7, 8, 10, 12, 13, 15, 16, 18, 20, 21, 23, = 25 ] + description: Drive strength in mA + + input-enable: true + + input-disable: true + + input-schmitt-enable: true + + input-schmitt-disable: true + + slew-rate: + maximum: 1 + + required: + - pins + +additionalProperties: false + +examples: + - | + padctrl0_apsys: pinctrl@ec007000 { + compatible =3D "thead,th1520-pinctrl"; + reg =3D <0xec007000 0x1000>; + clocks =3D <&apb_clk>; + thead,pad-group =3D <3>; + + uart0_pins: uart0-0 { + tx-pins { + pins =3D "UART0_TXD"; + function =3D "uart"; + bias-disable; + drive-strength =3D <3>; + input-disable; + input-schmitt-disable; + slew-rate =3D <0>; + }; + + rx-pins { + pins =3D "UART0_RXD"; + function =3D "uart"; + bias-disable; + drive-strength =3D <1>; + input-enable; + input-schmitt-enable; + slew-rate =3D <0>; + }; + }; + }; + + padctrl1_apsys: pinctrl@e7f3c000 { + compatible =3D "thead,th1520-pinctrl"; + reg =3D <0xe7f3c000 0x1000>; + clocks =3D <&apb_clk>; + thead,pad-group =3D <2>; + + i2c5_pins: i2c5-0 { + i2c-pins { + pins =3D "QSPI1_CSN0", /* I2C5_SCL */ + "QSPI1_D0_MOSI"; /* I2C5_SDA */ + function =3D "i2c"; + bias-pull-up =3D <2100>; + drive-strength =3D <7>; + input-enable; + input-schmitt-enable; + slew-rate =3D <0>; + }; + }; + }; diff --git a/MAINTAINERS b/MAINTAINERS index 878dcd23b331..a73953c0f080 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -19700,6 +19700,7 @@ L: linux-riscv@lists.infradead.org S: Maintained T: git https://github.com/pdp7/linux.git F: Documentation/devicetree/bindings/clock/thead,th1520-clk-ap.yaml +F: Documentation/devicetree/bindings/pinctrl/thead,th1520-pinctrl.yaml F: arch/riscv/boot/dts/thead/ F: drivers/clk/thead/clk-th1520-ap.c F: include/dt-bindings/clock/thead,th1520-clk-ap.h --=20 2.34.1 From nobody Sun Feb 8 18:22:42 2026 Received: from mail-yw1-f169.google.com (mail-yw1-f169.google.com [209.85.128.169]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9AB3F28F3 for ; Sun, 15 Sep 2024 02:42:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.169 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726368145; cv=none; b=TfYbq72ujyB2NaujE1Cgb7PTnnmnIXkfnI42omQ0v8W0K99/BcgajZAWqQcgpRoPZ+VI2CImbArcIl8bP5jd5IGklL7sfgs+VB7EghutNiMU7YbDNOq+w3i3G84/D7QKp1QT/mWNIrZ6/026Xd9aoO2ubsrMPPEdaXoOivbez3c= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726368145; c=relaxed/simple; bh=14IliLa+EkhHRq+2t3kJXJcWbLlBgmN5lUjNf8hamCE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=QToneH9bQjVAQkr4gf4gN95gX6qxeNmFlMyQx71Ej4nrYgDEiOTCt9TkHSzY2+zc48Tzuj188v3VuNaYMengspK2YHZBJ+OKx5kor/qTCwvNbFuhHXR6hPSLFMsORCaEllR9EyZRjOXrgS2hrwVd6KPHJIb8ROWsJ2r0c3sNJhw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=tenstorrent.com; spf=pass smtp.mailfrom=tenstorrent.com; dkim=pass (2048-bit key) header.d=tenstorrent.com header.i=@tenstorrent.com header.b=BIr6JpQd; arc=none smtp.client-ip=209.85.128.169 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=tenstorrent.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tenstorrent.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tenstorrent.com header.i=@tenstorrent.com header.b="BIr6JpQd" Received: by mail-yw1-f169.google.com with SMTP id 00721157ae682-6db836c6bd7so33017747b3.3 for ; Sat, 14 Sep 2024 19:42:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tenstorrent.com; s=google; t=1726368141; x=1726972941; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=fw5SHm1T3URqCmtirLqKdWEItS4XZsF2Zb60DQbwy1c=; b=BIr6JpQdkyZqiNaGw7ayoBZ7YDDXhE5YEsNL8E/phxhEc+C92uWUXi5eqQVoqgCJxc xwaTAv/9EaGu4Q3rFbw6PlqVZrAtutDUXJmum7rYW2zUJQteRIL4qUZEXKoVf9hMNEEG zDCFwHS4ichHvENytvT6KEZpSmACuJQKkFEnR3FPdjL6SkrWeZlbLTLe/NoK77MRN+M/ V3dmvSjamUObJ5u2WAifD++cGouHLTvMyIKFopQF90ZIrejNkAOaFLEz59Gn9WxhDNzP z/egUq3eBaEUln5ZPpMcKHCN7bl62y6DlZmRpdr5A+YT4eJYDtXuLdwu2AqL2J3h5q2c 5USA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1726368141; x=1726972941; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=fw5SHm1T3URqCmtirLqKdWEItS4XZsF2Zb60DQbwy1c=; b=HNzIerzFZ3Gj9dfUEfu7Gsax8OlyeCPebbyT6QlnKdEzIDQsYzG+3a+Es3LdSqlxKE HVWKQZkmPnOnq+uyuDORA485NKfRvCA5rlFPeEbVHdSnAXlgESFTGGU/x1eoAr2tgq8T Tng39kTfCPcl2kHJTkhxy2SX9Sh1YUxwy0zhkPBgZVMxxvTUM8E72+A2l6kqkNGcU9VK 24nXkUwhBjgKGqklKp5xtjBC+G2fpmZhJfnv+puj70MMeaO8XisK5U9yL6fh5qao+hP/ InPudvyEm+2TBG/NqRM1f/aVYYaxabR9YKUnES+TWhzfb/KaRZLQJXOPIPugX7pFkzjF v5uQ== X-Forwarded-Encrypted: i=1; AJvYcCVTGgNRD1H/NhzSuNNknX8ebqqhV+xOvg44ZoQSGROrWcpLkadm+qQNB+GfVHKbRrqnbLWA7dahrk6P1WM=@vger.kernel.org X-Gm-Message-State: AOJu0Yy060tSYZ30t8LFmdEcjkQ4rUfBJuXYUcqPV1CNnacxxKh406Mu Qt40HjABidx1WnBt4Ie1Gf2FlDrGSsGFqZTlc8l22YtjP6IQtuGug7SmemLUnWs= X-Google-Smtp-Source: AGHT+IHyLXbdQszLhGspZHkLsOhW4mE/iqkJw4Gojk4DIin+qdWpg2Fkv4k1x9ctj6Ixc0dUvMqTdg== X-Received: by 2002:a05:690c:b:b0:6c8:7827:f271 with SMTP id 00721157ae682-6dbb6b36349mr113927607b3.19.1726368141279; Sat, 14 Sep 2024 19:42:21 -0700 (PDT) Received: from [127.0.1.1] ([216.139.163.245]) by smtp.gmail.com with ESMTPSA id 00721157ae682-6dbe2e0d924sm4129097b3.41.2024.09.14.19.42.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 14 Sep 2024 19:42:21 -0700 (PDT) From: Drew Fustini Date: Sat, 14 Sep 2024 19:40:50 -0700 Subject: [PATCH v2 2/8] pinctrl: Add driver for the T-Head TH1520 SoC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20240914-th1520-pinctrl-v2-2-3ba67dde882c@tenstorrent.com> References: <20240914-th1520-pinctrl-v2-0-3ba67dde882c@tenstorrent.com> In-Reply-To: <20240914-th1520-pinctrl-v2-0-3ba67dde882c@tenstorrent.com> To: Drew Fustini , Guo Ren , Fu Wei , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Emil Renner Berthing , Thomas Bonnefille , Paul Walmsley , Palmer Dabbelt , Albert Ou Cc: linux-riscv@lists.infradead.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Drew Fustini X-Mailer: b4 0.14.1 From: Emil Renner Berthing Add pinctrl driver for the T-Head TH1520 RISC-V SoC. Tested-by: Thomas Bonnefille Signed-off-by: Emil Renner Berthing [dfustini: use thead,pad-group to identify the pin controller instance] Signed-off-by: Drew Fustini --- MAINTAINERS | 1 + drivers/pinctrl/Kconfig | 13 + drivers/pinctrl/Makefile | 1 + drivers/pinctrl/pinctrl-th1520.c | 911 +++++++++++++++++++++++++++++++++++= ++++ 4 files changed, 926 insertions(+) diff --git a/MAINTAINERS b/MAINTAINERS index a73953c0f080..d47c418dd43b 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -19703,6 +19703,7 @@ F: Documentation/devicetree/bindings/clock/thead,th= 1520-clk-ap.yaml F: Documentation/devicetree/bindings/pinctrl/thead,th1520-pinctrl.yaml F: arch/riscv/boot/dts/thead/ F: drivers/clk/thead/clk-th1520-ap.c +F: drivers/pinctrl/pinctrl-th1520.c F: include/dt-bindings/clock/thead,th1520-clk-ap.h =20 RNBD BLOCK DRIVERS diff --git a/drivers/pinctrl/Kconfig b/drivers/pinctrl/Kconfig index 7e4f93a3bc7a..8634bde3fe72 100644 --- a/drivers/pinctrl/Kconfig +++ b/drivers/pinctrl/Kconfig @@ -529,6 +529,19 @@ config PINCTRL_TPS6594 This driver can also be built as a module called tps6594-pinctrl. =20 +config PINCTRL_TH1520 + tristate "Pinctrl driver for the T-Head TH1520 SoC" + depends on ARCH_THEAD || COMPILE_TEST + select GENERIC_PINMUX_FUNCTIONS + select GENERIC_PINCONF + select PINMUX + help + This is the driver for the pin controller blocks on the + T-Head TH1520 SoC. + + This driver is needed for RISC-V development boards like + the BeagleV Ahead and the LicheePi 4A. + config PINCTRL_ZYNQ bool "Pinctrl driver for Xilinx Zynq" depends on ARCH_ZYNQ diff --git a/drivers/pinctrl/Makefile b/drivers/pinctrl/Makefile index cc809669405a..b8c4cc6b19b4 100644 --- a/drivers/pinctrl/Makefile +++ b/drivers/pinctrl/Makefile @@ -52,6 +52,7 @@ obj-$(CONFIG_PINCTRL_STMFX) +=3D pinctrl-stmfx.o obj-$(CONFIG_PINCTRL_SX150X) +=3D pinctrl-sx150x.o obj-$(CONFIG_PINCTRL_TB10X) +=3D pinctrl-tb10x.o obj-$(CONFIG_PINCTRL_TPS6594) +=3D pinctrl-tps6594.o +obj-$(CONFIG_PINCTRL_TH1520) +=3D pinctrl-th1520.o obj-$(CONFIG_PINCTRL_ZYNQMP) +=3D pinctrl-zynqmp.o obj-$(CONFIG_PINCTRL_ZYNQ) +=3D pinctrl-zynq.o =20 diff --git a/drivers/pinctrl/pinctrl-th1520.c b/drivers/pinctrl/pinctrl-th1= 520.c new file mode 100644 index 000000000000..b6ae6d801a2b --- /dev/null +++ b/drivers/pinctrl/pinctrl-th1520.c @@ -0,0 +1,911 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Pinctrl driver for the T-Head TH1520 SoC + * + * Copyright (C) 2023 Emil Renner Berthing + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include +#include + +#include +#include +#include +#include + +#include "core.h" +#include "pinmux.h" +#include "pinconf.h" + +#define TH1520_PADCFG_IE BIT(9) +#define TH1520_PADCFG_SL BIT(8) +#define TH1520_PADCFG_ST BIT(7) +#define TH1520_PADCFG_SPU BIT(6) +#define TH1520_PADCFG_PS BIT(5) +#define TH1520_PADCFG_PE BIT(4) +#define TH1520_PADCFG_BIAS (TH1520_PADCFG_SPU | TH1520_PADCFG_PS | TH1520_= PADCFG_PE) +#define TH1520_PADCFG_DS GENMASK(3, 0) + +#define TH1520_PULL_DOWN_OHM 44000 /* typ. 44kOhm */ +#define TH1520_PULL_UP_OHM 48000 /* typ. 48kOhm */ +#define TH1520_PULL_STRONG_OHM 2100 /* typ. 2.1kOhm */ + +#define TH1520_PAD_NO_PADCFG BIT(30) +#define TH1520_PAD_MUXDATA GENMASK(29, 0) + +#define TH1520_PAD_GROUP1 "pinctrl@fffff4a000" +#define TH1520_PAD_GROUP2 "pinctrl@ffe7f3c000" +#define TH1520_PAD_GROUP3 "pinctrl@ffec007000" + +struct th1520_pad_group { + const char *name; + const struct pinctrl_pin_desc *pins; + unsigned int npins; +}; + +struct th1520_pinctrl { + struct pinctrl_desc desc; + struct mutex mutex; /* serialize adding functions */ + raw_spinlock_t lock; /* serialize register access */ + void __iomem *base; + struct pinctrl_dev *pctl; +}; + +static void __iomem *th1520_padcfg(struct th1520_pinctrl *thp, + unsigned int pin) +{ + return thp->base + 4 * (pin / 2); +} + +static unsigned int th1520_padcfg_shift(unsigned int pin) +{ + return 16 * (pin & BIT(0)); +} + +static void __iomem *th1520_muxcfg(struct th1520_pinctrl *thp, + unsigned int pin) +{ + return thp->base + 0x400 + 4 * (pin / 8); +} + +static unsigned int th1520_muxcfg_shift(unsigned int pin) +{ + return 4 * (pin & GENMASK(2, 0)); +} + +enum th1520_muxtype { + TH1520_MUX_____, + TH1520_MUX_GPIO, + TH1520_MUX_PWM, + TH1520_MUX_UART, + TH1520_MUX_IR, + TH1520_MUX_I2C, + TH1520_MUX_SPI, + TH1520_MUX_QSPI, + TH1520_MUX_SDIO, + TH1520_MUX_AUD, + TH1520_MUX_I2S, + TH1520_MUX_MAC0, + TH1520_MUX_MAC1, + TH1520_MUX_DPU0, + TH1520_MUX_DPU1, + TH1520_MUX_ISP, + TH1520_MUX_HDMI, + TH1520_MUX_BSEL, + TH1520_MUX_DBG, + TH1520_MUX_CLK, + TH1520_MUX_JTAG, + TH1520_MUX_ISO, + TH1520_MUX_FUSE, + TH1520_MUX_RST, +}; + +static const char *const th1520_muxtype_string[] =3D { + [TH1520_MUX_GPIO] =3D "gpio", + [TH1520_MUX_PWM] =3D "pwm", + [TH1520_MUX_UART] =3D "uart", + [TH1520_MUX_IR] =3D "ir", + [TH1520_MUX_I2C] =3D "i2c", + [TH1520_MUX_SPI] =3D "spi", + [TH1520_MUX_QSPI] =3D "qspi", + [TH1520_MUX_SDIO] =3D "sdio", + [TH1520_MUX_AUD] =3D "audio", + [TH1520_MUX_I2S] =3D "i2s", + [TH1520_MUX_MAC0] =3D "gmac0", + [TH1520_MUX_MAC1] =3D "gmac1", + [TH1520_MUX_DPU0] =3D "dpu0", + [TH1520_MUX_DPU1] =3D "dpu1", + [TH1520_MUX_ISP] =3D "isp", + [TH1520_MUX_HDMI] =3D "hdmi", + [TH1520_MUX_BSEL] =3D "bootsel", + [TH1520_MUX_DBG] =3D "debug", + [TH1520_MUX_CLK] =3D "clock", + [TH1520_MUX_JTAG] =3D "jtag", + [TH1520_MUX_ISO] =3D "iso7816", + [TH1520_MUX_FUSE] =3D "efuse", + [TH1520_MUX_RST] =3D "reset", +}; + +static enum th1520_muxtype th1520_muxtype_get(const char *str) +{ + enum th1520_muxtype mt; + + for (mt =3D TH1520_MUX_GPIO; mt < ARRAY_SIZE(th1520_muxtype_string); mt++= ) { + if (!strcmp(str, th1520_muxtype_string[mt])) + return mt; + } + return TH1520_MUX_____; +} + +#define TH1520_PAD(_nr, _name, m0, m1, m2, m3, m4, m5, _flags) \ + { .number =3D _nr, .name =3D #_name, .drv_data =3D (void *)((_flags) | \ + (TH1520_MUX_##m0 << 0) | (TH1520_MUX_##m1 << 5) | (TH1520_MUX_##m2 << = 10) | \ + (TH1520_MUX_##m3 << 15) | (TH1520_MUX_##m4 << 20) | (TH1520_MUX_##m5 << = 25)) } + +static const struct pinctrl_pin_desc th1520_group1_pins[] =3D { + TH1520_PAD(0, OSC_CLK_IN, ____, ____, ____, ____, ____, ____, TH1520_= PAD_NO_PADCFG), + TH1520_PAD(1, OSC_CLK_OUT, ____, ____, ____, ____, ____, ____, TH1520_= PAD_NO_PADCFG), + TH1520_PAD(2, SYS_RST_N, ____, ____, ____, ____, ____, ____, TH1520_= PAD_NO_PADCFG), + TH1520_PAD(3, RTC_CLK_IN, ____, ____, ____, ____, ____, ____, TH1520_= PAD_NO_PADCFG), + TH1520_PAD(4, RTC_CLK_OUT, ____, ____, ____, ____, ____, ____, TH1520_= PAD_NO_PADCFG), + /* skip number 5 so we can calculate register offsets and shifts from the= pin number */ + TH1520_PAD(6, TEST_MODE, ____, ____, ____, ____, ____, ____, TH1520_= PAD_NO_PADCFG), + TH1520_PAD(7, DEBUG_MODE, DBG, ____, ____, GPIO, ____, ____, TH1520_= PAD_NO_PADCFG), + TH1520_PAD(8, POR_SEL, ____, ____, ____, ____, ____, ____, TH1520_= PAD_NO_PADCFG), + TH1520_PAD(9, I2C_AON_SCL, I2C, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(10, I2C_AON_SDA, I2C, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(11, CPU_JTG_TCLK, JTAG, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(12, CPU_JTG_TMS, JTAG, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(13, CPU_JTG_TDI, JTAG, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(14, CPU_JTG_TDO, JTAG, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(15, CPU_JTG_TRST, JTAG, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(16, AOGPIO_7, CLK, AUD, ____, GPIO, ____, ____, 0), + TH1520_PAD(17, AOGPIO_8, UART, AUD, IR, GPIO, ____, ____, 0), + TH1520_PAD(18, AOGPIO_9, UART, AUD, IR, GPIO, ____, ____, 0), + TH1520_PAD(19, AOGPIO_10, CLK, AUD, ____, GPIO, ____, ____, 0), + TH1520_PAD(20, AOGPIO_11, GPIO, AUD, ____, ____, ____, ____, 0), + TH1520_PAD(21, AOGPIO_12, GPIO, AUD, ____, ____, ____, ____, 0), + TH1520_PAD(22, AOGPIO_13, GPIO, AUD, ____, ____, ____, ____, 0), + TH1520_PAD(23, AOGPIO_14, GPIO, AUD, ____, ____, ____, ____, 0), + TH1520_PAD(24, AOGPIO_15, GPIO, AUD, ____, ____, ____, ____, 0), + TH1520_PAD(25, AUDIO_PA0, AUD, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(26, AUDIO_PA1, AUD, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(27, AUDIO_PA2, AUD, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(28, AUDIO_PA3, AUD, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(29, AUDIO_PA4, AUD, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(30, AUDIO_PA5, AUD, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(31, AUDIO_PA6, AUD, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(32, AUDIO_PA7, AUD, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(33, AUDIO_PA8, AUD, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(34, AUDIO_PA9, AUD, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(35, AUDIO_PA10, AUD, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(36, AUDIO_PA11, AUD, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(37, AUDIO_PA12, AUD, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(38, AUDIO_PA13, AUD, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(39, AUDIO_PA14, AUD, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(40, AUDIO_PA15, AUD, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(41, AUDIO_PA16, AUD, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(42, AUDIO_PA17, AUD, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(43, AUDIO_PA27, AUD, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(44, AUDIO_PA28, AUD, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(45, AUDIO_PA29, AUD, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(46, AUDIO_PA30, AUD, RST, ____, GPIO, ____, ____, 0), +}; + +static const struct pinctrl_pin_desc th1520_group2_pins[] =3D { + TH1520_PAD(0, QSPI1_SCLK, QSPI, ISO, ____, GPIO, FUSE, ____, 0), + TH1520_PAD(1, QSPI1_CSN0, QSPI, ____, I2C, GPIO, FUSE, ____, 0), + TH1520_PAD(2, QSPI1_D0_MOSI, QSPI, ISO, I2C, GPIO, FUSE, ____, 0), + TH1520_PAD(3, QSPI1_D1_MISO, QSPI, ISO, ____, GPIO, FUSE, ____, 0), + TH1520_PAD(4, QSPI1_D2_WP, QSPI, ISO, UART, GPIO, FUSE, ____, 0), + TH1520_PAD(5, QSPI1_D3_HOLD, QSPI, ISO, UART, GPIO, ____, ____, 0), + TH1520_PAD(6, I2C0_SCL, I2C, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(7, I2C0_SDA, I2C, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(8, I2C1_SCL, I2C, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(9, I2C1_SDA, I2C, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(10, UART1_TXD, UART, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(11, UART1_RXD, UART, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(12, UART4_TXD, UART, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(13, UART4_RXD, UART, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(14, UART4_CTSN, UART, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(15, UART4_RTSN, UART, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(16, UART3_TXD, DBG, UART, ____, GPIO, ____, ____, 0), + TH1520_PAD(17, UART3_RXD, DBG, UART, ____, GPIO, ____, ____, 0), + TH1520_PAD(18, GPIO0_18, GPIO, I2C, ____, ____, ____, ____, 0), + TH1520_PAD(19, GPIO0_19, GPIO, I2C, ____, ____, ____, ____, 0), + TH1520_PAD(20, GPIO0_20, GPIO, UART, IR, ____, ____, ____, 0), + TH1520_PAD(21, GPIO0_21, GPIO, UART, IR, ____, DPU0, DPU1, 0), + TH1520_PAD(22, GPIO0_22, GPIO, JTAG, I2C, ____, DPU0, DPU1, 0), + TH1520_PAD(23, GPIO0_23, GPIO, JTAG, I2C, ____, DPU0, DPU1, 0), + TH1520_PAD(24, GPIO0_24, GPIO, JTAG, QSPI, ____, DPU0, DPU1, 0), + TH1520_PAD(25, GPIO0_25, GPIO, JTAG, ____, ____, DPU0, DPU1, 0), + TH1520_PAD(26, GPIO0_26, GPIO, JTAG, ____, ____, DPU0, DPU1, 0), + TH1520_PAD(27, GPIO0_27, GPIO, ____, I2C, ____, DPU0, DPU1, 0), + TH1520_PAD(28, GPIO0_28, GPIO, ____, I2C, ____, DPU0, DPU1, 0), + TH1520_PAD(29, GPIO0_29, GPIO, ____, ____, ____, DPU0, DPU1, 0), + TH1520_PAD(30, GPIO0_30, GPIO, ____, ____, ____, DPU0, DPU1, 0), + TH1520_PAD(31, GPIO0_31, GPIO, ____, ____, ____, DPU0, DPU1, 0), + TH1520_PAD(32, GPIO1_0, GPIO, JTAG, ____, ____, DPU0, DPU1, 0), + TH1520_PAD(33, GPIO1_1, GPIO, JTAG, ____, ____, DPU0, DPU1, 0), + TH1520_PAD(34, GPIO1_2, GPIO, JTAG, ____, ____, DPU0, DPU1, 0), + TH1520_PAD(35, GPIO1_3, GPIO, JTAG, ____, ____, DPU0, DPU1, 0), + TH1520_PAD(36, GPIO1_4, GPIO, JTAG, ____, ____, DPU0, DPU1, 0), + TH1520_PAD(37, GPIO1_5, GPIO, ____, ____, ____, DPU0, DPU1, 0), + TH1520_PAD(38, GPIO1_6, GPIO, ____, ____, ____, DPU0, DPU1, 0), + TH1520_PAD(39, GPIO1_7, GPIO, QSPI, ____, ____, DPU0, DPU1, 0), + TH1520_PAD(40, GPIO1_8, GPIO, QSPI, ____, ____, DPU0, DPU1, 0), + TH1520_PAD(41, GPIO1_9, GPIO, QSPI, ____, ____, DPU0, DPU1, 0), + TH1520_PAD(42, GPIO1_10, GPIO, QSPI, ____, ____, DPU0, DPU1, 0), + TH1520_PAD(43, GPIO1_11, GPIO, QSPI, ____, ____, DPU0, DPU1, 0), + TH1520_PAD(44, GPIO1_12, GPIO, QSPI, ____, ____, DPU0, DPU1, 0), + TH1520_PAD(45, GPIO1_13, GPIO, UART, ____, ____, DPU0, DPU1, 0), + TH1520_PAD(46, GPIO1_14, GPIO, UART, ____, ____, DPU0, DPU1, 0), + TH1520_PAD(47, GPIO1_15, GPIO, UART, ____, ____, DPU0, DPU1, 0), + TH1520_PAD(48, GPIO1_16, GPIO, UART, ____, ____, DPU0, DPU1, 0), + TH1520_PAD(49, CLK_OUT_0, BSEL, CLK, ____, GPIO, ____, ____, 0), + TH1520_PAD(50, CLK_OUT_1, BSEL, CLK, ____, GPIO, ____, ____, 0), + TH1520_PAD(51, CLK_OUT_2, BSEL, CLK, ____, GPIO, ____, ____, 0), + TH1520_PAD(52, CLK_OUT_3, BSEL, CLK, ____, GPIO, ____, ____, 0), + TH1520_PAD(53, GPIO1_21, GPIO, ____, ISP, ____, ____, ____, 0), + TH1520_PAD(54, GPIO1_22, GPIO, ____, ISP, ____, ____, ____, 0), + TH1520_PAD(55, GPIO1_23, GPIO, ____, ISP, ____, ____, ____, 0), + TH1520_PAD(56, GPIO1_24, GPIO, ____, ISP, ____, ____, ____, 0), + TH1520_PAD(57, GPIO1_25, GPIO, ____, ISP, ____, ____, ____, 0), + TH1520_PAD(58, GPIO1_26, GPIO, ____, ISP, ____, ____, ____, 0), + TH1520_PAD(59, GPIO1_27, GPIO, ____, ISP, ____, ____, ____, 0), + TH1520_PAD(60, GPIO1_28, GPIO, ____, ISP, ____, ____, ____, 0), + TH1520_PAD(61, GPIO1_29, GPIO, ____, ISP, ____, ____, ____, 0), + TH1520_PAD(62, GPIO1_30, GPIO, ____, ISP, ____, ____, ____, 0), +}; + +static const struct pinctrl_pin_desc th1520_group3_pins[] =3D { + TH1520_PAD(0, UART0_TXD, UART, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(1, UART0_RXD, UART, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(2, QSPI0_SCLK, QSPI, PWM, I2S, GPIO, ____, ____, 0), + TH1520_PAD(3, QSPI0_CSN0, QSPI, PWM, I2S, GPIO, ____, ____, 0), + TH1520_PAD(4, QSPI0_CSN1, QSPI, PWM, I2S, GPIO, ____, ____, 0), + TH1520_PAD(5, QSPI0_D0_MOSI, QSPI, PWM, I2S, GPIO, ____, ____, 0), + TH1520_PAD(6, QSPI0_D1_MISO, QSPI, PWM, I2S, GPIO, ____, ____, 0), + TH1520_PAD(7, QSPI0_D2_WP, QSPI, PWM, I2S, GPIO, ____, ____, 0), + TH1520_PAD(8, QSPI1_D3_HOLD, QSPI, ____, I2S, GPIO, ____, ____, 0), + TH1520_PAD(9, I2C2_SCL, I2C, UART, ____, GPIO, ____, ____, 0), + TH1520_PAD(10, I2C2_SDA, I2C, UART, ____, GPIO, ____, ____, 0), + TH1520_PAD(11, I2C3_SCL, I2C, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(12, I2C3_SDA, I2C, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(13, GPIO2_13, GPIO, SPI, ____, ____, ____, ____, 0), + TH1520_PAD(14, SPI_SCLK, SPI, UART, IR, GPIO, ____, ____, 0), + TH1520_PAD(15, SPI_CSN, SPI, UART, IR, GPIO, ____, ____, 0), + TH1520_PAD(16, SPI_MOSI, SPI, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(17, SPI_MISO, SPI, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(18, GPIO2_18, GPIO, MAC1, ____, ____, ____, ____, 0), + TH1520_PAD(19, GPIO2_19, GPIO, MAC1, ____, ____, ____, ____, 0), + TH1520_PAD(20, GPIO2_20, GPIO, MAC1, ____, ____, ____, ____, 0), + TH1520_PAD(21, GPIO2_21, GPIO, MAC1, ____, ____, ____, ____, 0), + TH1520_PAD(22, GPIO2_22, GPIO, MAC1, ____, ____, ____, ____, 0), + TH1520_PAD(23, GPIO2_23, GPIO, MAC1, ____, ____, ____, ____, 0), + TH1520_PAD(24, GPIO2_24, GPIO, MAC1, ____, ____, ____, ____, 0), + TH1520_PAD(25, GPIO2_25, GPIO, MAC1, ____, ____, ____, ____, 0), + TH1520_PAD(26, SDIO0_WPRTN, SDIO, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(27, SDIO0_DETN, SDIO, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(28, SDIO1_WPRTN, SDIO, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(29, SDIO1_DETN, SDIO, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(30, GPIO2_30, GPIO, MAC1, ____, ____, ____, ____, 0), + TH1520_PAD(31, GPIO2_31, GPIO, MAC1, ____, ____, ____, ____, 0), + TH1520_PAD(32, GPIO3_0, GPIO, MAC1, ____, ____, ____, ____, 0), + TH1520_PAD(33, GPIO3_1, GPIO, MAC1, ____, ____, ____, ____, 0), + TH1520_PAD(34, GPIO3_2, GPIO, PWM, ____, ____, ____, ____, 0), + TH1520_PAD(35, GPIO3_3, GPIO, PWM, ____, ____, ____, ____, 0), + TH1520_PAD(36, HDMI_SCL, HDMI, PWM, ____, GPIO, ____, ____, 0), + TH1520_PAD(37, HDMI_SDA, HDMI, PWM, ____, GPIO, ____, ____, 0), + TH1520_PAD(38, HDMI_CEC, HDMI, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(39, GMAC0_TX_CLK, MAC0, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(40, GMAC0_RX_CLK, MAC0, ____, ____, GPIO, ____, ____, 0), + TH1520_PAD(41, GMAC0_TXEN, MAC0, UART, ____, GPIO, ____, ____, 0), + TH1520_PAD(42, GMAC0_TXD0, MAC0, UART, ____, GPIO, ____, ____, 0), + TH1520_PAD(43, GMAC0_TXD1, MAC0, UART, ____, GPIO, ____, ____, 0), + TH1520_PAD(44, GMAC0_TXD2, MAC0, UART, ____, GPIO, ____, ____, 0), + TH1520_PAD(45, GMAC0_TXD3, MAC0, I2C, ____, GPIO, ____, ____, 0), + TH1520_PAD(46, GMAC0_RXDV, MAC0, I2C, ____, GPIO, ____, ____, 0), + TH1520_PAD(47, GMAC0_RXD0, MAC0, I2C, ____, GPIO, ____, ____, 0), + TH1520_PAD(48, GMAC0_RXD1, MAC0, I2C, ____, GPIO, ____, ____, 0), + TH1520_PAD(49, GMAC0_RXD2, MAC0, SPI, ____, GPIO, ____, ____, 0), + TH1520_PAD(50, GMAC0_RXD3, MAC0, SPI, ____, GPIO, ____, ____, 0), + TH1520_PAD(51, GMAC0_MDC, MAC0, SPI, MAC1, GPIO, ____, ____, 0), + TH1520_PAD(52, GMAC0_MDIO, MAC0, SPI, MAC1, GPIO, ____, ____, 0), + TH1520_PAD(53, GMAC0_COL, MAC0, PWM, ____, GPIO, ____, ____, 0), + TH1520_PAD(54, GMAC0_CRS, MAC0, PWM, ____, GPIO, ____, ____, 0), +}; + +static const struct th1520_pad_group th1520_group1 =3D { + .name =3D "th1520-group1", + .pins =3D th1520_group1_pins, + .npins =3D ARRAY_SIZE(th1520_group1_pins), +}; + +static const struct th1520_pad_group th1520_group2 =3D { + .name =3D "th1520-group2", + .pins =3D th1520_group2_pins, + .npins =3D ARRAY_SIZE(th1520_group2_pins), +}; + +static const struct th1520_pad_group th1520_group3 =3D { + .name =3D "th1520-group3", + .pins =3D th1520_group3_pins, + .npins =3D ARRAY_SIZE(th1520_group3_pins), +}; + +static int th1520_pinctrl_get_groups_count(struct pinctrl_dev *pctldev) +{ + struct th1520_pinctrl *thp =3D pinctrl_dev_get_drvdata(pctldev); + + return thp->desc.npins; +} + +static const char *th1520_pinctrl_get_group_name(struct pinctrl_dev *pctld= ev, + unsigned int gsel) +{ + struct th1520_pinctrl *thp =3D pinctrl_dev_get_drvdata(pctldev); + + return thp->desc.pins[gsel].name; +} + +static int th1520_pinctrl_get_group_pins(struct pinctrl_dev *pctldev, + unsigned int gsel, + const unsigned int **pins, + unsigned int *npins) +{ + struct th1520_pinctrl *thp =3D pinctrl_dev_get_drvdata(pctldev); + + *pins =3D &thp->desc.pins[gsel].number; + *npins =3D 1; + return 0; +} + +#ifdef CONFIG_DEBUG_FS +static void th1520_pin_dbg_show(struct pinctrl_dev *pctldev, + struct seq_file *s, unsigned int pin) +{ + struct th1520_pinctrl *thp =3D pinctrl_dev_get_drvdata(pctldev); + void __iomem *padcfg =3D th1520_padcfg(thp, pin); + void __iomem *muxcfg =3D th1520_muxcfg(thp, pin); + u32 pad; + u32 mux; + + scoped_guard(raw_spinlock_irqsave, &thp->lock) { + pad =3D readl_relaxed(padcfg); + mux =3D readl_relaxed(muxcfg); + } + + seq_printf(s, "[PADCFG_%03u:0x%x=3D0x%07x MUXCFG_%03u:0x%x=3D0x%08x]", + 1 + pin / 2, 0x000 + 4 * (pin / 2), pad, + 1 + pin / 8, 0x400 + 4 * (pin / 8), mux); +} +#else +#define th1520_pin_dbg_show NULL +#endif + +static void th1520_pinctrl_dt_free_map(struct pinctrl_dev *pctldev, + struct pinctrl_map *map, unsigned int nmaps) +{ + unsigned long *seen =3D NULL; + unsigned int i; + + for (i =3D 0; i < nmaps; i++) { + if (map[i].type =3D=3D PIN_MAP_TYPE_CONFIGS_PIN && + map[i].data.configs.configs !=3D seen) { + seen =3D map[i].data.configs.configs; + kfree(seen); + } + } + + kfree(map); +} + +static int th1520_pinctrl_dt_node_to_map(struct pinctrl_dev *pctldev, + struct device_node *np, + struct pinctrl_map **maps, + unsigned int *num_maps) +{ + struct th1520_pinctrl *thp =3D pinctrl_dev_get_drvdata(pctldev); + struct device_node *child; + struct pinctrl_map *map; + unsigned long *configs; + unsigned int nconfigs; + unsigned int nmaps; + int ret; + + nmaps =3D 0; + for_each_available_child_of_node(np, child) { + int npins =3D of_property_count_strings(child, "pins"); + + if (npins <=3D 0) { + of_node_put(child); + dev_err(thp->pctl->dev, "no pins selected for %pOFn.%pOFn\n", + np, child); + return -EINVAL; + } + nmaps +=3D npins; + if (of_property_present(child, "function")) + nmaps +=3D npins; + } + + map =3D kcalloc(nmaps, sizeof(*map), GFP_KERNEL); + if (!map) + return -ENOMEM; + + nmaps =3D 0; + mutex_lock(&thp->mutex); + for_each_available_child_of_node(np, child) { + unsigned int rollback =3D nmaps; + enum th1520_muxtype muxtype; + struct property *prop; + const char *funcname; + const char **pgnames; + const char *pinname; + int npins; + + ret =3D pinconf_generic_parse_dt_config(child, pctldev, &configs, &nconf= igs); + if (ret) { + dev_err(thp->pctl->dev, "%pOFn.%pOFn: error parsing pin config\n", + np, child); + goto put_child; + } + + if (!of_property_read_string(child, "function", &funcname)) { + muxtype =3D th1520_muxtype_get(funcname); + if (!muxtype) { + dev_err(thp->pctl->dev, "%pOFn.%pOFn: unknown function '%s'\n", + np, child, funcname); + ret =3D -EINVAL; + goto free_configs; + } + + funcname =3D devm_kasprintf(thp->pctl->dev, GFP_KERNEL, "%pOFn.%pOFn", + np, child); + if (!funcname) { + ret =3D -ENOMEM; + goto free_configs; + } + + npins =3D of_property_count_strings(child, "pins"); + pgnames =3D devm_kcalloc(thp->pctl->dev, npins, sizeof(*pgnames), GFP_K= ERNEL); + if (!pgnames) { + ret =3D -ENOMEM; + goto free_configs; + } + } else { + funcname =3D NULL; + } + + npins =3D 0; + of_property_for_each_string(child, "pins", prop, pinname) { + unsigned int i; + + for (i =3D 0; i < thp->desc.npins; i++) { + if (!strcmp(pinname, thp->desc.pins[i].name)) + break; + } + if (i =3D=3D thp->desc.npins) { + nmaps =3D rollback; + dev_err(thp->pctl->dev, "%pOFn.%pOFn: unknown pin '%s'\n", + np, child, pinname); + goto free_configs; + } + + if (nconfigs) { + map[nmaps].type =3D PIN_MAP_TYPE_CONFIGS_PIN; + map[nmaps].data.configs.group_or_pin =3D thp->desc.pins[i].name; + map[nmaps].data.configs.configs =3D configs; + map[nmaps].data.configs.num_configs =3D nconfigs; + nmaps +=3D 1; + } + if (funcname) { + pgnames[npins++] =3D thp->desc.pins[i].name; + map[nmaps].type =3D PIN_MAP_TYPE_MUX_GROUP; + map[nmaps].data.mux.function =3D funcname; + map[nmaps].data.mux.group =3D thp->desc.pins[i].name; + nmaps +=3D 1; + } + } + + if (funcname) { + ret =3D pinmux_generic_add_function(pctldev, funcname, pgnames, + npins, (void *)muxtype); + if (ret < 0) { + dev_err(thp->pctl->dev, "error adding function %s\n", funcname); + goto put_child; + } + } + } + + *maps =3D map; + *num_maps =3D nmaps; + mutex_unlock(&thp->mutex); + return 0; + +free_configs: + kfree(configs); +put_child: + of_node_put(child); + th1520_pinctrl_dt_free_map(pctldev, map, nmaps); + mutex_unlock(&thp->mutex); + return ret; +} + +static const struct pinctrl_ops th1520_pinctrl_ops =3D { + .get_groups_count =3D th1520_pinctrl_get_groups_count, + .get_group_name =3D th1520_pinctrl_get_group_name, + .get_group_pins =3D th1520_pinctrl_get_group_pins, + .pin_dbg_show =3D th1520_pin_dbg_show, + .dt_node_to_map =3D th1520_pinctrl_dt_node_to_map, + .dt_free_map =3D th1520_pinctrl_dt_free_map, +}; + +static const u8 th1520_drive_strength_in_ma[16] =3D { + 1, 2, 3, 5, 7, 8, 10, 12, 13, 15, 16, 18, 20, 21, 23, 25, +}; + +static u16 th1520_drive_strength_from_ma(u32 arg) +{ + u16 ds; + + for (ds =3D 0; ds < TH1520_PADCFG_DS; ds++) { + if (arg <=3D th1520_drive_strength_in_ma[ds]) + return ds; + } + return TH1520_PADCFG_DS; +} + +static int th1520_padcfg_rmw(struct th1520_pinctrl *thp, unsigned int pin, + u32 mask, u32 value) +{ + void __iomem *padcfg =3D th1520_padcfg(thp, pin); + unsigned int shift =3D th1520_padcfg_shift(pin); + u32 tmp; + + mask <<=3D shift; + value <<=3D shift; + + scoped_guard(raw_spinlock_irqsave, &thp->lock) { + tmp =3D readl_relaxed(padcfg); + tmp =3D (tmp & ~mask) | value; + writel_relaxed(tmp, padcfg); + } + return 0; +} + +static int th1520_pinconf_get(struct pinctrl_dev *pctldev, + unsigned int pin, unsigned long *config) +{ + struct th1520_pinctrl *thp =3D pinctrl_dev_get_drvdata(pctldev); + const struct pin_desc *desc =3D pin_desc_get(pctldev, pin); + bool enabled; + int param; + u32 value; + u32 arg; + + if ((uintptr_t)desc->drv_data & TH1520_PAD_NO_PADCFG) + return -EOPNOTSUPP; + + value =3D readl_relaxed(th1520_padcfg(thp, pin)); + value =3D (value >> th1520_padcfg_shift(pin)) & GENMASK(9, 0); + + param =3D pinconf_to_config_param(*config); + switch (param) { + case PIN_CONFIG_BIAS_DISABLE: + enabled =3D !(value & (TH1520_PADCFG_SPU | TH1520_PADCFG_PE)); + arg =3D 0; + break; + case PIN_CONFIG_BIAS_PULL_DOWN: + enabled =3D (value & TH1520_PADCFG_BIAS) =3D=3D TH1520_PADCFG_PE; + arg =3D enabled ? TH1520_PULL_DOWN_OHM : 0; + break; + case PIN_CONFIG_BIAS_PULL_UP: + if (value & TH1520_PADCFG_SPU) { + enabled =3D true; + arg =3D TH1520_PULL_STRONG_OHM; + } else if ((value & (TH1520_PADCFG_PE | TH1520_PADCFG_PS)) =3D=3D + (TH1520_PADCFG_PE | TH1520_PADCFG_PS)) { + enabled =3D true; + arg =3D TH1520_PULL_UP_OHM; + } else { + enabled =3D false; + arg =3D 0; + } + break; + case PIN_CONFIG_DRIVE_STRENGTH: + enabled =3D true; + arg =3D th1520_drive_strength_in_ma[value & TH1520_PADCFG_DS]; + break; + case PIN_CONFIG_INPUT_ENABLE: + enabled =3D value & TH1520_PADCFG_IE; + arg =3D enabled ? 1 : 0; + break; + case PIN_CONFIG_INPUT_SCHMITT_ENABLE: + enabled =3D value & TH1520_PADCFG_ST; + arg =3D enabled ? 1 : 0; + break; + case PIN_CONFIG_SLEW_RATE: + enabled =3D value & TH1520_PADCFG_SL; + arg =3D enabled ? 1 : 0; + break; + default: + return -EOPNOTSUPP; + } + + *config =3D pinconf_to_config_packed(param, arg); + return enabled ? 0 : -EINVAL; +} + +static int th1520_pinconf_group_get(struct pinctrl_dev *pctldev, + unsigned int gsel, unsigned long *config) +{ + struct th1520_pinctrl *thp =3D pinctrl_dev_get_drvdata(pctldev); + unsigned int pin =3D thp->desc.pins[gsel].number; + + return th1520_pinconf_get(pctldev, pin, config); +} + +static int th1520_pinconf_set(struct pinctrl_dev *pctldev, unsigned int pi= n, + unsigned long *configs, unsigned int num_configs) +{ + struct th1520_pinctrl *thp =3D pinctrl_dev_get_drvdata(pctldev); + const struct pin_desc *desc =3D pin_desc_get(pctldev, pin); + unsigned int i; + u16 mask, value; + + if ((uintptr_t)desc->drv_data & TH1520_PAD_NO_PADCFG) + return -EOPNOTSUPP; + + mask =3D 0; + value =3D 0; + for (i =3D 0; i < num_configs; i++) { + int param =3D pinconf_to_config_param(configs[i]); + u32 arg =3D pinconf_to_config_argument(configs[i]); + + switch (param) { + case PIN_CONFIG_BIAS_DISABLE: + mask |=3D TH1520_PADCFG_BIAS; + value &=3D ~TH1520_PADCFG_BIAS; + break; + case PIN_CONFIG_BIAS_PULL_DOWN: + if (arg =3D=3D 0) + return -EOPNOTSUPP; + mask |=3D TH1520_PADCFG_BIAS; + value &=3D ~TH1520_PADCFG_BIAS; + value |=3D TH1520_PADCFG_PE; + break; + case PIN_CONFIG_BIAS_PULL_UP: + if (arg =3D=3D 0) + return -EOPNOTSUPP; + mask |=3D TH1520_PADCFG_BIAS; + value &=3D ~TH1520_PADCFG_BIAS; + if (arg =3D=3D TH1520_PULL_STRONG_OHM) + value |=3D TH1520_PADCFG_SPU; + else + value |=3D TH1520_PADCFG_PE | TH1520_PADCFG_PS; + break; + case PIN_CONFIG_DRIVE_STRENGTH: + mask |=3D TH1520_PADCFG_DS; + value &=3D ~TH1520_PADCFG_DS; + value |=3D th1520_drive_strength_from_ma(arg); + break; + case PIN_CONFIG_INPUT_ENABLE: + mask |=3D TH1520_PADCFG_IE; + if (arg) + value |=3D TH1520_PADCFG_IE; + else + value &=3D ~TH1520_PADCFG_IE; + break; + case PIN_CONFIG_INPUT_SCHMITT_ENABLE: + mask |=3D TH1520_PADCFG_ST; + if (arg) + value |=3D TH1520_PADCFG_ST; + else + value &=3D ~TH1520_PADCFG_ST; + break; + case PIN_CONFIG_SLEW_RATE: + mask |=3D TH1520_PADCFG_SL; + if (arg) + value |=3D TH1520_PADCFG_SL; + else + value &=3D ~TH1520_PADCFG_SL; + break; + default: + return -EOPNOTSUPP; + } + } + + return th1520_padcfg_rmw(thp, pin, mask, value); +} + +static int th1520_pinconf_group_set(struct pinctrl_dev *pctldev, + unsigned int gsel, + unsigned long *configs, + unsigned int num_configs) +{ + struct th1520_pinctrl *thp =3D pinctrl_dev_get_drvdata(pctldev); + unsigned int pin =3D thp->desc.pins[gsel].number; + + return th1520_pinconf_set(pctldev, pin, configs, num_configs); +} + +#ifdef CONFIG_DEBUG_FS +static void th1520_pinconf_dbg_show(struct pinctrl_dev *pctldev, + struct seq_file *s, unsigned int pin) +{ + struct th1520_pinctrl *thp =3D pinctrl_dev_get_drvdata(pctldev); + u32 value =3D readl_relaxed(th1520_padcfg(thp, pin)); + + value =3D (value >> th1520_padcfg_shift(pin)) & GENMASK(9, 0); + + seq_printf(s, " [0x%03x]", value); +} +#else +#define th1520_pinconf_dbg_show NULL +#endif + +static const struct pinconf_ops th1520_pinconf_ops =3D { + .pin_config_get =3D th1520_pinconf_get, + .pin_config_group_get =3D th1520_pinconf_group_get, + .pin_config_set =3D th1520_pinconf_set, + .pin_config_group_set =3D th1520_pinconf_group_set, + .pin_config_dbg_show =3D th1520_pinconf_dbg_show, + .is_generic =3D true, +}; + +static int th1520_pinmux_set(struct th1520_pinctrl *thp, unsigned int pin, + unsigned long muxdata, enum th1520_muxtype muxtype) +{ + void __iomem *muxcfg =3D th1520_muxcfg(thp, pin); + unsigned int shift =3D th1520_muxcfg_shift(pin); + u32 mask, value, tmp; + + for (value =3D 0; muxdata; muxdata >>=3D 5, value++) { + if ((muxdata & GENMASK(4, 0)) =3D=3D muxtype) + break; + } + if (!muxdata) { + dev_err(thp->pctl->dev, "invalid mux %s for pin %s\n", + th1520_muxtype_string[muxtype], pin_get_name(thp->pctl, pin)); + return -EINVAL; + } + + mask =3D GENMASK(3, 0) << shift; + value =3D value << shift; + + scoped_guard(raw_spinlock_irqsave, &thp->lock) { + tmp =3D readl_relaxed(muxcfg); + tmp =3D (tmp & ~mask) | value; + writel_relaxed(tmp, muxcfg); + } + return 0; +} + +static int th1520_pinmux_set_mux(struct pinctrl_dev *pctldev, + unsigned int fsel, unsigned int gsel) +{ + struct th1520_pinctrl *thp =3D pinctrl_dev_get_drvdata(pctldev); + const struct function_desc *func =3D pinmux_generic_get_function(pctldev,= fsel); + + return th1520_pinmux_set(thp, thp->desc.pins[gsel].number, + (uintptr_t)thp->desc.pins[gsel].drv_data & TH1520_PAD_MUXDATA, + (uintptr_t)func->data); +} + +static int th1520_gpio_request_enable(struct pinctrl_dev *pctldev, + struct pinctrl_gpio_range *range, + unsigned int offset) +{ + struct th1520_pinctrl *thp =3D pinctrl_dev_get_drvdata(pctldev); + const struct pin_desc *desc =3D pin_desc_get(pctldev, offset); + + return th1520_pinmux_set(thp, offset, + (uintptr_t)desc->drv_data & TH1520_PAD_MUXDATA, + TH1520_MUX_GPIO); +} + +static int th1520_gpio_set_direction(struct pinctrl_dev *pctldev, + struct pinctrl_gpio_range *range, + unsigned int offset, bool input) +{ + struct th1520_pinctrl *thp =3D pinctrl_dev_get_drvdata(pctldev); + + return th1520_padcfg_rmw(thp, offset, TH1520_PADCFG_IE, + input ? TH1520_PADCFG_IE : 0); +} + +static const struct pinmux_ops th1520_pinmux_ops =3D { + .get_functions_count =3D pinmux_generic_get_function_count, + .get_function_name =3D pinmux_generic_get_function_name, + .get_function_groups =3D pinmux_generic_get_function_groups, + .set_mux =3D th1520_pinmux_set_mux, + .gpio_request_enable =3D th1520_gpio_request_enable, + .gpio_set_direction =3D th1520_gpio_set_direction, + .strict =3D true, +}; + +static int th1520_pinctrl_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + const struct th1520_pad_group *group; + struct device_node *np =3D dev->of_node; + struct th1520_pinctrl *thp; + struct clk *clk; + u32 pin_group; + int ret; + + thp =3D devm_kzalloc(dev, sizeof(*thp), GFP_KERNEL); + if (!thp) + return -ENOMEM; + + thp->base =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(thp->base)) + return PTR_ERR(thp->base); + + clk =3D devm_clk_get_enabled(dev, NULL); + if (IS_ERR(clk)) + return dev_err_probe(dev, PTR_ERR(clk), "error getting clock\n"); + + ret =3D of_property_read_u32(np, "thead,pad-group", &pin_group); + if (ret) + return dev_err_probe(dev, ret, "failed to read the thead,pad-group prope= rty\n"); + + if (pin_group =3D=3D 1) + group =3D &th1520_group1; + else if (pin_group =3D=3D 2) + group =3D &th1520_group2; + else if (pin_group =3D=3D 3) + group =3D &th1520_group3; + else + return dev_err_probe(dev, -EINVAL, "unit address did not match any pad g= roup\n"); + + thp->desc.name =3D group->name; + thp->desc.pins =3D group->pins; + thp->desc.npins =3D group->npins; + thp->desc.pctlops =3D &th1520_pinctrl_ops; + thp->desc.pmxops =3D &th1520_pinmux_ops; + thp->desc.confops =3D &th1520_pinconf_ops; + thp->desc.owner =3D THIS_MODULE; + mutex_init(&thp->mutex); + raw_spin_lock_init(&thp->lock); + + ret =3D devm_pinctrl_register_and_init(dev, &thp->desc, thp, &thp->pctl); + if (ret) + return dev_err_probe(dev, ret, "could not register pinctrl driver\n"); + + return pinctrl_enable(thp->pctl); +} + +static const struct of_device_id th1520_pinctrl_of_match[] =3D { + { .compatible =3D "thead,th1520-pinctrl"}, + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(of, th1520_pinctrl_of_match); + +static struct platform_driver th1520_pinctrl_driver =3D { + .probe =3D th1520_pinctrl_probe, + .driver =3D { + .name =3D "pinctrl-th1520", + .of_match_table =3D th1520_pinctrl_of_match, + }, +}; +module_platform_driver(th1520_pinctrl_driver); + +MODULE_DESCRIPTION("Pinctrl driver for the T-Head TH1520 SoC"); +MODULE_AUTHOR("Emil Renner Berthing "); +MODULE_LICENSE("GPL"); --=20 2.34.1 From nobody Sun Feb 8 18:22:42 2026 Received: from mail-yw1-f175.google.com (mail-yw1-f175.google.com [209.85.128.175]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0D58E2CA6 for ; Sun, 15 Sep 2024 02:42:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.175 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726368163; cv=none; b=e4GA75kWvP7ewYDau8nwcZJgHfQXNUIfZtqpjnNLxczgchZIdjPPdqmlpi7lta3U1Y8L2uj1RtJWCe//oYN8fFXqUNwqx7OA5dC2rp5ZCGVySdesouB788oDLjuRKrghdXYr7xd293T8bcN5hevicIUdDmP0MQVEIVDoDKdvOXw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726368163; c=relaxed/simple; bh=l+d3TzVnQG3NYjcjHylN8ao9bzvwnvNaWn+AHCUhmpI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=tC/ntFXIqVo3b69TJJLcEGGkW/ReY32m4Hr5lpOuXSkCY+URddh/fAH34Bdac9bOrFM0oWFJ9zo70RZN3Or+/q5gW4avB7ZQG9YBo3WSaDXdektiDt5hL9Dp/0NrUMVVkrwTEjhYNqa5PwKo6c1v7wYd15pdaTi4u9whq0tQC74= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=tenstorrent.com; spf=pass smtp.mailfrom=tenstorrent.com; dkim=pass (2048-bit key) header.d=tenstorrent.com header.i=@tenstorrent.com header.b=HUOEIRhC; arc=none smtp.client-ip=209.85.128.175 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=tenstorrent.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tenstorrent.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tenstorrent.com header.i=@tenstorrent.com header.b="HUOEIRhC" Received: by mail-yw1-f175.google.com with SMTP id 00721157ae682-6db9f7969fdso26799977b3.0 for ; Sat, 14 Sep 2024 19:42:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tenstorrent.com; s=google; t=1726368160; x=1726972960; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=cHgln3wQkLMw2wtycnvxZvj7Igj75ioqXt+PI4X1eXk=; b=HUOEIRhC76ZYsBpdooa6/Hj2yeAhrl5bqz07PZ55V9osC3xsoYRbbsAKdByqEAXB6U K0H5TNoJnOJ84x2lc+SPik7mIbS7exDnZ7wh5v3ZY8Mt9taoSuHH1I1Kn/ezlFWKCGsl s5jgYw/YR5PUSd2uz2Nsi1lyXtN6GKHwzY6nuLJpMHDqRW4pT6sSADBDXSzqHkDMtDTa z+OOXooKSiF0U2yPXZeqEvFU/hqK6ztJjsCJPK1okRceUL0K7ukyH89wjwVOdGWHoqkJ RXAdn5kYPqouQozIvuCrkSUN0tlWPrxrrL/0Dj46bqzZAw//mMAjlm3+gbiTq3bNV+UX 8/HA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1726368160; x=1726972960; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=cHgln3wQkLMw2wtycnvxZvj7Igj75ioqXt+PI4X1eXk=; b=r1yE0lKYOwBiQZ+2NgXucal0YpIsa0jAq60RDQwWxmf3QsmOEyIOJeCsPocR3X1oNo jx4FbLT3oK/toJV1UWV9D13vwn46ZexZFQUNVzdrBeRIJnByT09QpMe1aDHpKKXYFbZW fF8n+A/U+QLYF5WwMhQ3Ssr+qEJkc5EtxSTuw+MSX6S4NmU81iGQkLxcygbjrJ3VY2mK MRvea7NewK/ihZGcqmTRFYVkVjulBZlWqktmer6HLa04nnyTqs/CVbXMdfOy6kiIxtNL b1CSHv/qC95t8m+8e4MakQAvblpI25Ed33zvt349pGuwXX/I7DVmu0uSsBQqt6hYhUTE 5eNw== X-Forwarded-Encrypted: i=1; AJvYcCWCk/TjbDiew71tyecQbYkrz032ofxDi25miJwZNfvtl6SeTGj/lOGk64DMabd4AmOOT1VSJhpZHn0355w=@vger.kernel.org X-Gm-Message-State: AOJu0YxFLLdlEQRq5BrsdAVzafwjHoTYJmamF4wq+vL2Z3Iz5ywQU03/ j+W9p5PtpnI5XK1eMhCpfOQwVpgepDg6jcf55qjS/wd8rMlEQ+4xwHZLfqxeNVA= X-Google-Smtp-Source: AGHT+IFaHdrsdHOuCpt6ydJMZ8/6aD/aZlY/iZxg9AFVDXoiT62Bt99GdZSap1940+IAiYcKZgw1yg== X-Received: by 2002:a05:690c:498c:b0:6d6:afe9:d818 with SMTP id 00721157ae682-6db9535bab1mr147029077b3.6.1726368159686; Sat, 14 Sep 2024 19:42:39 -0700 (PDT) Received: from [127.0.1.1] ([216.139.163.245]) by smtp.gmail.com with ESMTPSA id 00721157ae682-6dbe2e0d924sm4129097b3.41.2024.09.14.19.42.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 14 Sep 2024 19:42:39 -0700 (PDT) From: Drew Fustini Date: Sat, 14 Sep 2024 19:40:51 -0700 Subject: [PATCH v2 3/8] riscv: dts: thead: Add TH1520 pin control nodes Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20240914-th1520-pinctrl-v2-3-3ba67dde882c@tenstorrent.com> References: <20240914-th1520-pinctrl-v2-0-3ba67dde882c@tenstorrent.com> In-Reply-To: <20240914-th1520-pinctrl-v2-0-3ba67dde882c@tenstorrent.com> To: Drew Fustini , Guo Ren , Fu Wei , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Emil Renner Berthing , Thomas Bonnefille , Paul Walmsley , Palmer Dabbelt , Albert Ou Cc: linux-riscv@lists.infradead.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Drew Fustini X-Mailer: b4 0.14.1 From: Emil Renner Berthing Add nodes for pin controllers on the T-Head TH1520 RISC-V SoC. Tested-by: Thomas Bonnefille Signed-off-by: Emil Renner Berthing Signed-off-by: Drew Fustini --- arch/riscv/boot/dts/thead/th1520-beaglev-ahead.dts | 4 ++++ .../boot/dts/thead/th1520-lichee-module-4a.dtsi | 4 ++++ arch/riscv/boot/dts/thead/th1520.dtsi | 27 ++++++++++++++++++= ++++ 3 files changed, 35 insertions(+) diff --git a/arch/riscv/boot/dts/thead/th1520-beaglev-ahead.dts b/arch/risc= v/boot/dts/thead/th1520-beaglev-ahead.dts index d9b4de9e4757..be85e3aee56e 100644 --- a/arch/riscv/boot/dts/thead/th1520-beaglev-ahead.dts +++ b/arch/riscv/boot/dts/thead/th1520-beaglev-ahead.dts @@ -44,6 +44,10 @@ &osc_32k { clock-frequency =3D <32768>; }; =20 +&aonsys_clk { + clock-frequency =3D <73728000>; +}; + &apb_clk { clock-frequency =3D <62500000>; }; diff --git a/arch/riscv/boot/dts/thead/th1520-lichee-module-4a.dtsi b/arch/= riscv/boot/dts/thead/th1520-lichee-module-4a.dtsi index 1365d3a512a3..530648ad64f6 100644 --- a/arch/riscv/boot/dts/thead/th1520-lichee-module-4a.dtsi +++ b/arch/riscv/boot/dts/thead/th1520-lichee-module-4a.dtsi @@ -25,6 +25,10 @@ &osc_32k { clock-frequency =3D <32768>; }; =20 +&aonsys_clk { + clock-frequency =3D <73728000>; +}; + &apb_clk { clock-frequency =3D <62500000>; }; diff --git a/arch/riscv/boot/dts/thead/th1520.dtsi b/arch/riscv/boot/dts/th= ead/th1520.dtsi index 3c9974062c20..9367754eede8 100644 --- a/arch/riscv/boot/dts/thead/th1520.dtsi +++ b/arch/riscv/boot/dts/thead/th1520.dtsi @@ -215,6 +215,12 @@ osc_32k: 32k-oscillator { #clock-cells =3D <0>; }; =20 + aonsys_clk: aonsys-clk { + compatible =3D "fixed-clock"; + clock-output-names =3D "aonsys_clk"; + #clock-cells =3D <0>; + }; + apb_clk: apb-clk-clock { compatible =3D "fixed-clock"; clock-output-names =3D "apb_clk"; @@ -357,6 +363,13 @@ portd: gpio-controller@0 { }; }; =20 + padctrl1_apsys: pinctrl@ffe7f3c000 { + compatible =3D "thead,th1520-pinctrl"; + reg =3D <0xff 0xe7f3c000 0x0 0x1000>; + clocks =3D <&apb_clk>; + thead,pad-group =3D <2>; + }; + gpio0: gpio@ffec005000 { compatible =3D "snps,dw-apb-gpio"; reg =3D <0xff 0xec005000 0x0 0x1000>; @@ -393,6 +406,13 @@ portb: gpio-controller@0 { }; }; =20 + padctrl0_apsys: pinctrl@ffec007000 { + compatible =3D "thead,th1520-pinctrl"; + reg =3D <0xff 0xec007000 0x0 0x1000>; + clocks =3D <&apb_clk>; + thead,pad-group =3D <3>; + }; + uart2: serial@ffec010000 { compatible =3D "snps,dw-apb-uart"; reg =3D <0xff 0xec010000 0x0 0x4000>; @@ -529,6 +549,13 @@ porte: gpio-controller@0 { }; }; =20 + padctrl_aosys: pinctrl@fffff4a000 { + compatible =3D "thead,th1520-pinctrl"; + reg =3D <0xff 0xfff4a000 0x0 0x2000>; + thead,pad-group =3D <1>; + clocks =3D <&aonsys_clk>; + }; + ao_gpio1: gpio@fffff52000 { compatible =3D "snps,dw-apb-gpio"; reg =3D <0xff 0xfff52000 0x0 0x1000>; --=20 2.34.1 From nobody Sun Feb 8 18:22:42 2026 Received: from mail-yw1-f177.google.com (mail-yw1-f177.google.com [209.85.128.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A4995C2C8 for ; Sun, 15 Sep 2024 02:43:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.177 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726368182; cv=none; b=ixSIGuxXuINcaGzy+EwhVtBoTRPZZqG8OimYhB+jvfsuX8XAHyK8lEp+cBxlX4WNvk5EDOqstfu7IDaX87VNsKKVRy/FAidMJNNHXFgBAmfE5+aENhnhHLX6i8lD7dyPo+eJ3WMu9v+foFBYf+djF94ECZd3Y+ebVCNgIXXp+kk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726368182; c=relaxed/simple; bh=XM78yc+XjrStC5IXPqjBVtBgKWwVe/FTRPJ582NZaZ8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=AKTlmSNRgmTbic1SR+RI1Usm25/NbWZVhYu/JWSiR8d3554vsbry/9BA++blisCR6dJMDOcf3vfL3DWq8V+/MxE4BGDFR4ByBQ6qKCCOYoCNHP+qsOohzRTgElxiBnBl436w5j9UGzNCriK9T5pbHy6WDlsVh26E47FDG4DNOZM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=tenstorrent.com; spf=pass smtp.mailfrom=tenstorrent.com; dkim=pass (2048-bit key) header.d=tenstorrent.com header.i=@tenstorrent.com header.b=V1u3JKmN; arc=none smtp.client-ip=209.85.128.177 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=tenstorrent.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tenstorrent.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tenstorrent.com header.i=@tenstorrent.com header.b="V1u3JKmN" Received: by mail-yw1-f177.google.com with SMTP id 00721157ae682-6b47ff8a59aso17472147b3.2 for ; Sat, 14 Sep 2024 19:43:00 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tenstorrent.com; s=google; t=1726368179; x=1726972979; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=uRW1CgWbOLN0dxInO1RVa4MCLZ/SoGKEH+KzW/Dmmts=; b=V1u3JKmN/nphwR8AimZGXelnPjkeD3d2369S8IB5PvOguvAyw96TgbNGQfRkd/TFmV rl7X1jVcwy+lmquu+OMSJollSRIa/NKFSSnqOsxG/mk37Ym1uiAAyjZHBGYGZUcDF6KN fHaJMdWc+NYqmHyyburtBYrncU+pmJGBZk1uOwxkOw6vjIx2+il6PNW/MC6nrJFEoxHU 4jBXLoDvtKfEGp7g243FwGXktDAfgDvHttuaVLcfj82b4unGX4PICcE0KN2XvOjTFq3D kRy4aCSNt5drjAFEAZkwxzMMvJNwgF6mgVIyLX5JOngr5d1G7YuBZL+zdZKGT8uXjwKw Y4yw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1726368179; x=1726972979; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=uRW1CgWbOLN0dxInO1RVa4MCLZ/SoGKEH+KzW/Dmmts=; b=SOsODVfQuuUNp9XL0Q/p6HPCOc5PmLHO/M99ATRCaHOl0ZrwiS94cGvcp5/ozZc6RS pl2MxWNfTkkPusZQ2I9nQ7a+rXjoYtA8XmvKZT5V23fn5ieou2tVrSo65ZtBltonYFp5 SuG9XHZJ+17oyKA7Jb2Z0l0RaFTOcEwue+445LeR+/6rWBUu0FT6eg+fGV9ucsdlqZq6 F25HCoHgVy86RDOHoQz8AYRE5qSXumTANdrDqs2PWMVXWwacBDRkzwvPT8G+fb4xuVZQ tBcRwxmseZlDhCUeNcaF2RYk0a8NSoYtEOaaehplp5s86tvoyFZlaO0rnhAUUgObEbmc AdXA== X-Forwarded-Encrypted: i=1; AJvYcCXUkVflEatGgDquZsQHuoWE++QU2mIDg4hDJOq5nc1sustDMtkpOWRFiyRB/4/Jqrd/bQ34KS8rc7AalDY=@vger.kernel.org X-Gm-Message-State: AOJu0YznySCBtJu8pninkMoE3pYtqRMcc2Nb5HA1+3OtCGdM+KBdQkg1 d65of6hV83n1SRJbcI/yGwf6lsruXZCKQtPH0JH5QgGb+2UrkL0iAo4THvtD/d4= X-Google-Smtp-Source: AGHT+IEx8GtZaKrbGBS25oCnrlxDQauqhJwCRWXxT7EBP3CqFLy1MH3r5DNRJRFoU0qKJgkRzpyjnw== X-Received: by 2002:a05:690c:39d:b0:6b7:a7b3:8db2 with SMTP id 00721157ae682-6dbcc579a93mr70022007b3.30.1726368179545; Sat, 14 Sep 2024 19:42:59 -0700 (PDT) Received: from [127.0.1.1] ([216.139.163.245]) by smtp.gmail.com with ESMTPSA id 00721157ae682-6dbe2e0d924sm4129097b3.41.2024.09.14.19.42.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 14 Sep 2024 19:42:59 -0700 (PDT) From: Drew Fustini Date: Sat, 14 Sep 2024 19:40:52 -0700 Subject: [PATCH v2 4/8] riscv: dts: thead: Add TH1520 GPIO ranges Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20240914-th1520-pinctrl-v2-4-3ba67dde882c@tenstorrent.com> References: <20240914-th1520-pinctrl-v2-0-3ba67dde882c@tenstorrent.com> In-Reply-To: <20240914-th1520-pinctrl-v2-0-3ba67dde882c@tenstorrent.com> To: Drew Fustini , Guo Ren , Fu Wei , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Emil Renner Berthing , Thomas Bonnefille , Paul Walmsley , Palmer Dabbelt , Albert Ou Cc: linux-riscv@lists.infradead.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Drew Fustini X-Mailer: b4 0.14.1 From: Emil Renner Berthing Add gpio-ranges properties to the TH1520 device tree, so user space can change basic pinconf settings for GPIOs and are not allowed to use pads already used by other functions. Adjust number of GPIOs available for the different controllers. Acked-by: Rob Herring Tested-by: Thomas Bonnefille Signed-off-by: Emil Renner Berthing Signed-off-by: Drew Fustini --- arch/riscv/boot/dts/thead/th1520.dtsi | 14 ++++++++++---- 1 file changed, 10 insertions(+), 4 deletions(-) diff --git a/arch/riscv/boot/dts/thead/th1520.dtsi b/arch/riscv/boot/dts/th= ead/th1520.dtsi index 9367754eede8..f9e339d3472d 100644 --- a/arch/riscv/boot/dts/thead/th1520.dtsi +++ b/arch/riscv/boot/dts/thead/th1520.dtsi @@ -338,6 +338,7 @@ portc: gpio-controller@0 { gpio-controller; #gpio-cells =3D <2>; ngpios =3D <32>; + gpio-ranges =3D <&padctrl0_apsys 0 0 32>; reg =3D <0>; interrupt-controller; #interrupt-cells =3D <2>; @@ -355,7 +356,8 @@ portd: gpio-controller@0 { compatible =3D "snps,dw-apb-gpio-port"; gpio-controller; #gpio-cells =3D <2>; - ngpios =3D <32>; + ngpios =3D <23>; + gpio-ranges =3D <&padctrl0_apsys 0 32 23>; reg =3D <0>; interrupt-controller; #interrupt-cells =3D <2>; @@ -381,6 +383,7 @@ porta: gpio-controller@0 { gpio-controller; #gpio-cells =3D <2>; ngpios =3D <32>; + gpio-ranges =3D <&padctrl1_apsys 0 0 32>; reg =3D <0>; interrupt-controller; #interrupt-cells =3D <2>; @@ -398,7 +401,8 @@ portb: gpio-controller@0 { compatible =3D "snps,dw-apb-gpio-port"; gpio-controller; #gpio-cells =3D <2>; - ngpios =3D <32>; + ngpios =3D <31>; + gpio-ranges =3D <&padctrl1_apsys 0 32 31>; reg =3D <0>; interrupt-controller; #interrupt-cells =3D <2>; @@ -541,7 +545,8 @@ porte: gpio-controller@0 { compatible =3D "snps,dw-apb-gpio-port"; gpio-controller; #gpio-cells =3D <2>; - ngpios =3D <32>; + ngpios =3D <16>; + gpio-ranges =3D <&padctrl_aosys 0 9 16>; reg =3D <0>; interrupt-controller; #interrupt-cells =3D <2>; @@ -566,7 +571,8 @@ portf: gpio-controller@0 { compatible =3D "snps,dw-apb-gpio-port"; gpio-controller; #gpio-cells =3D <2>; - ngpios =3D <32>; + ngpios =3D <23>; + gpio-ranges =3D <&padctrl_aosys 0 25 22>, <&padctrl_aosys 22 7 1>; reg =3D <0>; interrupt-controller; #interrupt-cells =3D <2>; --=20 2.34.1 From nobody Sun Feb 8 18:22:42 2026 Received: from mail-yw1-f177.google.com (mail-yw1-f177.google.com [209.85.128.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C7698C8EB for ; Sun, 15 Sep 2024 02:43:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.177 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726368202; cv=none; b=h+QxJYO6z+op6gBBRyeV1d6JzTxb1JFKJqXAE5t3TOsX8/QprKmvkQ6lEBT+frtLyvASTnqjdbnENXFU6tL9PPxJf7nGgtOeFbdDeMzlhmeJ/ieejV4nzq8Kf0rDjtj3OWeHitMGYNtIfvBZuldIFIXW487DdptmcQgz0zjxjIU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726368202; c=relaxed/simple; bh=NQ7iIIiQUYmloB+fTAk9Le6qTBu+uKKWpAk1jad0Ywc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=kYHGFpF9s8IJ1mBX8o5yfK5DIxWzDFKs0s8O0YKm97p0JX01RU97gPyTV6GZkgUbgupTHCCPsuskC0G4p3NxL2fhkWjSwxvmBXWI2pv+MdE1Et7FAOJizryPD8PKkd3w2+mv1SNjt5ztXYgsTC4wtcaoo2tpKMIm2PDRWPXtckc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=tenstorrent.com; spf=pass smtp.mailfrom=tenstorrent.com; dkim=pass (2048-bit key) header.d=tenstorrent.com header.i=@tenstorrent.com header.b=Kc/wUIP7; arc=none smtp.client-ip=209.85.128.177 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=tenstorrent.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tenstorrent.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tenstorrent.com header.i=@tenstorrent.com header.b="Kc/wUIP7" Received: by mail-yw1-f177.google.com with SMTP id 00721157ae682-6d7073a39dcso39120167b3.1 for ; Sat, 14 Sep 2024 19:43:20 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tenstorrent.com; s=google; t=1726368200; x=1726973000; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=UGO1yLxxHEIvNc6iD6daAleZYqe3CnKG4fr/mNU2r2w=; b=Kc/wUIP75d9c8ZUz2guxV+alOM88RtvZJ6WRvFBkizmEgWwLjgW6NRJqIL15fx1ODP VH6Pb7orzyg/S59bO3ZvouorUcktEeirg66cT3PRQMHHoUrramjaGDwFkC2mezouba46 nH3c3FdEXeQ3PRgI0qdpWGq3rx2Z6TzUAF1YVwPnE8MaCx5HfUWWrUmM6VSKYzY83X4M BBfVt4Y2V2mXBgOBEifEkoQamm68Y6KetKTCgf5Tqoh40jEltfNRpWscfJxi8ldGObrw FwuWWaZ5NMxkHakT4zqrYMogWS/wX/llEWpDefRz4a9HlHPdpMHp4ZwnVX4sTRp3WVyy 7Dxg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1726368200; x=1726973000; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=UGO1yLxxHEIvNc6iD6daAleZYqe3CnKG4fr/mNU2r2w=; b=Hkfkf1NpDI7dCP49+my0cejycDtuNYepDY2QIqww7mZOfW9RCfG0dMUFQwD/GMntqA epNX//q/pTUUGKBlS4YF+zt2tqMoMNrp/sMFtpYeYq/xfGl25JNFC4T2hz9WgyEHER7H 3doIjmLmlfwGMryZhOezBlzxKNOJdUGlsAXvw6gskPGzhbZVNw+MfjUplN+dfhrsejWe 1vpqPFiTRB98GACUaTDDlRXdYsSgIz3WIwdCEYMqtg8IgPkBFJYb8q9BBssl6655HVzV lMX2YArAQoSDFJ8Nzli5FaSDUzI9wmleGjYc+hyeGFGnKCmtoYI1DOdqLbFdctysn+3w JBmQ== X-Forwarded-Encrypted: i=1; AJvYcCWnBIpW6rg2wFmdWlOU8uXbxLLDFFBUM1boYeL373mmXzdi/xj+tMWCf4pZvq6nwzIbLaaGibhi+3kejTU=@vger.kernel.org X-Gm-Message-State: AOJu0YxxQezXqeFBuD1BX6L8SvDhOXXjugf0wsy6UKFssuf1bX7xUwrj Eb0GaSMR0irJVZAT8mlltlzmYZA5SBHiw2V+yOB+utigMqLNsTYgcD8Vi8ooTa4= X-Google-Smtp-Source: AGHT+IFGuzqRRflj1wW8TL6ghlooIpa8AqTakhwqJ97GzykE6j3xTKcFT699JZ9Wxh8k6Q7914FFfA== X-Received: by 2002:a05:690c:688c:b0:62f:60db:326 with SMTP id 00721157ae682-6db95430797mr140601537b3.20.1726368199814; Sat, 14 Sep 2024 19:43:19 -0700 (PDT) Received: from [127.0.1.1] ([216.139.163.245]) by smtp.gmail.com with ESMTPSA id 00721157ae682-6dbe2e0d924sm4129097b3.41.2024.09.14.19.43.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 14 Sep 2024 19:43:19 -0700 (PDT) From: Drew Fustini Date: Sat, 14 Sep 2024 19:40:53 -0700 Subject: [PATCH v2 5/8] riscv: dts: thead: Adjust TH1520 GPIO labels Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20240914-th1520-pinctrl-v2-5-3ba67dde882c@tenstorrent.com> References: <20240914-th1520-pinctrl-v2-0-3ba67dde882c@tenstorrent.com> In-Reply-To: <20240914-th1520-pinctrl-v2-0-3ba67dde882c@tenstorrent.com> To: Drew Fustini , Guo Ren , Fu Wei , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Emil Renner Berthing , Thomas Bonnefille , Paul Walmsley , Palmer Dabbelt , Albert Ou Cc: linux-riscv@lists.infradead.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Drew Fustini X-Mailer: b4 0.14.1 From: Emil Renner Berthing Adjust labels for the TH1520 GPIO controllers such that GPIOs can be referenced by the names used by the documentation. Eg. GPIO0_X -> <&gpio0 X Y> GPIO1_X -> <&gpio1 X Y> GPIO2_X -> <&gpio2 X Y> GPIO3_X -> <&gpio3 X Y> GPIO4_X -> <&gpio4 X Y> AOGPIO_X -> <&aogpio X Y> Remove labels for the parent GPIO devices that shouldn't need to be referenced. Tested-by: Thomas Bonnefille Signed-off-by: Emil Renner Berthing Signed-off-by: Drew Fustini --- arch/riscv/boot/dts/thead/th1520-beaglev-ahead.dts | 2 ++ arch/riscv/boot/dts/thead/th1520-lichee-pi-4a.dts | 2 ++ arch/riscv/boot/dts/thead/th1520.dtsi | 24 +++++++++++-------= ---- 3 files changed, 16 insertions(+), 12 deletions(-) diff --git a/arch/riscv/boot/dts/thead/th1520-beaglev-ahead.dts b/arch/risc= v/boot/dts/thead/th1520-beaglev-ahead.dts index be85e3aee56e..c48f6fd6387b 100644 --- a/arch/riscv/boot/dts/thead/th1520-beaglev-ahead.dts +++ b/arch/riscv/boot/dts/thead/th1520-beaglev-ahead.dts @@ -17,6 +17,8 @@ aliases { gpio1 =3D &gpio1; gpio2 =3D &gpio2; gpio3 =3D &gpio3; + gpio4 =3D &gpio4; + gpio5 =3D &aogpio; serial0 =3D &uart0; serial1 =3D &uart1; serial2 =3D &uart2; diff --git a/arch/riscv/boot/dts/thead/th1520-lichee-pi-4a.dts b/arch/riscv= /boot/dts/thead/th1520-lichee-pi-4a.dts index 9a3884a73e13..0ae2c20d5641 100644 --- a/arch/riscv/boot/dts/thead/th1520-lichee-pi-4a.dts +++ b/arch/riscv/boot/dts/thead/th1520-lichee-pi-4a.dts @@ -14,6 +14,8 @@ aliases { gpio1 =3D &gpio1; gpio2 =3D &gpio2; gpio3 =3D &gpio3; + gpio4 =3D &gpio4; + gpio5 =3D &aogpio; serial0 =3D &uart0; serial1 =3D &uart1; serial2 =3D &uart2; diff --git a/arch/riscv/boot/dts/thead/th1520.dtsi b/arch/riscv/boot/dts/th= ead/th1520.dtsi index f9e339d3472d..497a982554b2 100644 --- a/arch/riscv/boot/dts/thead/th1520.dtsi +++ b/arch/riscv/boot/dts/thead/th1520.dtsi @@ -327,13 +327,13 @@ uart3: serial@ffe7f04000 { status =3D "disabled"; }; =20 - gpio2: gpio@ffe7f34000 { + gpio@ffe7f34000 { compatible =3D "snps,dw-apb-gpio"; reg =3D <0xff 0xe7f34000 0x0 0x1000>; #address-cells =3D <1>; #size-cells =3D <0>; =20 - portc: gpio-controller@0 { + gpio2: gpio-controller@0 { compatible =3D "snps,dw-apb-gpio-port"; gpio-controller; #gpio-cells =3D <2>; @@ -346,13 +346,13 @@ portc: gpio-controller@0 { }; }; =20 - gpio3: gpio@ffe7f38000 { + gpio@ffe7f38000 { compatible =3D "snps,dw-apb-gpio"; reg =3D <0xff 0xe7f38000 0x0 0x1000>; #address-cells =3D <1>; #size-cells =3D <0>; =20 - portd: gpio-controller@0 { + gpio3: gpio-controller@0 { compatible =3D "snps,dw-apb-gpio-port"; gpio-controller; #gpio-cells =3D <2>; @@ -372,13 +372,13 @@ padctrl1_apsys: pinctrl@ffe7f3c000 { thead,pad-group =3D <2>; }; =20 - gpio0: gpio@ffec005000 { + gpio@ffec005000 { compatible =3D "snps,dw-apb-gpio"; reg =3D <0xff 0xec005000 0x0 0x1000>; #address-cells =3D <1>; #size-cells =3D <0>; =20 - porta: gpio-controller@0 { + gpio0: gpio-controller@0 { compatible =3D "snps,dw-apb-gpio-port"; gpio-controller; #gpio-cells =3D <2>; @@ -391,13 +391,13 @@ porta: gpio-controller@0 { }; }; =20 - gpio1: gpio@ffec006000 { + gpio@ffec006000 { compatible =3D "snps,dw-apb-gpio"; reg =3D <0xff 0xec006000 0x0 0x1000>; #address-cells =3D <1>; #size-cells =3D <0>; =20 - portb: gpio-controller@0 { + gpio1: gpio-controller@0 { compatible =3D "snps,dw-apb-gpio-port"; gpio-controller; #gpio-cells =3D <2>; @@ -535,13 +535,13 @@ timer7: timer@ffffc3303c { status =3D "disabled"; }; =20 - ao_gpio0: gpio@fffff41000 { + gpio@fffff41000 { compatible =3D "snps,dw-apb-gpio"; reg =3D <0xff 0xfff41000 0x0 0x1000>; #address-cells =3D <1>; #size-cells =3D <0>; =20 - porte: gpio-controller@0 { + aogpio: gpio-controller@0 { compatible =3D "snps,dw-apb-gpio-port"; gpio-controller; #gpio-cells =3D <2>; @@ -561,13 +561,13 @@ padctrl_aosys: pinctrl@fffff4a000 { clocks =3D <&aonsys_clk>; }; =20 - ao_gpio1: gpio@fffff52000 { + gpio@fffff52000 { compatible =3D "snps,dw-apb-gpio"; reg =3D <0xff 0xfff52000 0x0 0x1000>; #address-cells =3D <1>; #size-cells =3D <0>; =20 - portf: gpio-controller@0 { + gpio4: gpio-controller@0 { compatible =3D "snps,dw-apb-gpio-port"; gpio-controller; #gpio-cells =3D <2>; --=20 2.34.1 From nobody Sun Feb 8 18:22:42 2026 Received: from mail-yb1-f169.google.com (mail-yb1-f169.google.com [209.85.219.169]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A91808BFF for ; Sun, 15 Sep 2024 02:43:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.219.169 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726368222; cv=none; b=S7qfvsrF7UmOjgBqbib0FhEnzFD7L0vKD8jflgCalq0w4U5/BXaF4K5yerP17RKyz2jKlFaOk6XW4IW5luByxcDX+oXswZ3pkSqr/MNp7XLqbFNwtnJ69+p4BjyTTLpnKPDhgt8GeyfAA41ytbFAy7Oad52Ycq/YHFiDRw9bYWk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726368222; c=relaxed/simple; bh=nuMvhK4B2YL1JqNj2MIqtLUPJEThULLYeQBNub/zOuQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=hAt8UBHABEjOQVwmkpT4fTNIrxykWn6WYMhU5p02qFAYtI0Cy7C4eG2cQJuDtvAnE+cB7GBiEvfig0vvRyzsJtZIqEAcmczC+CaxDSG6ow5QJ3QjjgFv9K+e+q4CW8A68vbDaIE3RXUakci1NiZTEu2vIt6GeboglhakOLrpxWg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=tenstorrent.com; spf=pass smtp.mailfrom=tenstorrent.com; dkim=pass (2048-bit key) header.d=tenstorrent.com header.i=@tenstorrent.com header.b=eaE2rx/9; arc=none smtp.client-ip=209.85.219.169 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=tenstorrent.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tenstorrent.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tenstorrent.com header.i=@tenstorrent.com header.b="eaE2rx/9" Received: by mail-yb1-f169.google.com with SMTP id 3f1490d57ef6-e02c4983bfaso3218866276.2 for ; Sat, 14 Sep 2024 19:43:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tenstorrent.com; s=google; t=1726368220; x=1726973020; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=J/oLJOaGdN8OJwPD6NoJC1cI8myFT/cKMaiS1JkV6LQ=; b=eaE2rx/93j7gAhhJR1epMe7vq/EIuwjTWEepuD0+V5to6WEsdoXY3ny1BM5zWnexgL 7gvXlFVCyVwyMoB5dvM5pQHHHR/PYiK1qeUy6du9wyH/xnijN0ufLRdooM4LMuxHt0R0 tLnGXngkOLdHJUtvmOaYUPplvFtEiy4ovDS6vmvgm9RJmZYzJPXiGlAZxHVRxvBWC/Tz wB9v1EBLk+F0+QJlvIhfafJOh6e93r40Ostl/3jYBqopgHHZza8yxo280J5GSKNS8NZm JRtSFAgozHN40sV0xk1816sLpvUQnKgjtFFU57noAj1U97p9YOdXkoX2jSDzrta9cc0w dd6w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1726368220; x=1726973020; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=J/oLJOaGdN8OJwPD6NoJC1cI8myFT/cKMaiS1JkV6LQ=; b=FfILCyf8ViXMuNZ3lffLSZG2DUuv+JkIV/TSjchN9e9sP3iANC32P+cNyBS5HV8zmx WEiWCyQgNTRwKAkqu5sny68FVgwVqVUZjNfFbmVifp75FSFOVrADw//W6DGv3YUx3TAb 3KkBBWLiNh4vytwQducpn8xmFyFbBlr/X1F7C0FnrXBkAcyqL1F72IO4ns/Z7EtX2HnZ 0mAGXPl/iQRz7DApUvBWcmesVk6rzCFwmodheLF1iDj+l8TgMfVC78b81DmfaCwgMMlx kir5ezQTuasNhd4X2aeAM8ji4ZT+8Q+0/mgNOf9ChL9ZLkpqyKZauamuqCn4XTlc1gAP pfng== X-Forwarded-Encrypted: i=1; AJvYcCVQFNXWoXspqLnLzq6wUMI4pWNYHrIri3JiUnLL6gwt7WU7eo0CRqj8oTNsF+k0pdmlJP15Sw0kldBRkuw=@vger.kernel.org X-Gm-Message-State: AOJu0YyzcK8RveX/jZDFK+4lXeWmcT37d7LYH5yKQuFRUMRLPm24sDCC HeDx+CD0X/1XxRURlEyUD0klio9zx3GRxOBcoI9vW6Nsy1+x6qfn1v/8rGR1n84= X-Google-Smtp-Source: AGHT+IHgtKYdkQzGTUjtDGDlZx8yYEHu7Pmg82NTgYIWtYxYiQsQ05Cr457i4bcoTnKB0UNQZg8r4Q== X-Received: by 2002:a05:690c:385:b0:6db:7a8c:6640 with SMTP id 00721157ae682-6dbb6add9f4mr106171627b3.5.1726368219617; Sat, 14 Sep 2024 19:43:39 -0700 (PDT) Received: from [127.0.1.1] ([216.139.163.245]) by smtp.gmail.com with ESMTPSA id 00721157ae682-6dbe2e0d924sm4129097b3.41.2024.09.14.19.43.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 14 Sep 2024 19:43:39 -0700 (PDT) From: Drew Fustini Date: Sat, 14 Sep 2024 19:40:54 -0700 Subject: [PATCH v2 6/8] riscv: dts: thead: Add Lichee Pi 4M GPIO line names Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20240914-th1520-pinctrl-v2-6-3ba67dde882c@tenstorrent.com> References: <20240914-th1520-pinctrl-v2-0-3ba67dde882c@tenstorrent.com> In-Reply-To: <20240914-th1520-pinctrl-v2-0-3ba67dde882c@tenstorrent.com> To: Drew Fustini , Guo Ren , Fu Wei , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Emil Renner Berthing , Thomas Bonnefille , Paul Walmsley , Palmer Dabbelt , Albert Ou Cc: linux-riscv@lists.infradead.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Drew Fustini X-Mailer: b4 0.14.1 From: Emil Renner Berthing Add names for the GPIO00-GPIO14 lines of the SO-DIMM module. Tested-by: Thomas Bonnefille Signed-off-by: Emil Renner Berthing Signed-off-by: Drew Fustini --- .../boot/dts/thead/th1520-lichee-module-4a.dtsi | 39 ++++++++++++++++++= ++++ 1 file changed, 39 insertions(+) diff --git a/arch/riscv/boot/dts/thead/th1520-lichee-module-4a.dtsi b/arch/= riscv/boot/dts/thead/th1520-lichee-module-4a.dtsi index 530648ad64f6..276f7e8a2c9b 100644 --- a/arch/riscv/boot/dts/thead/th1520-lichee-module-4a.dtsi +++ b/arch/riscv/boot/dts/thead/th1520-lichee-module-4a.dtsi @@ -41,6 +41,12 @@ &uart_sclk { clock-frequency =3D <100000000>; }; =20 +&aogpio { + gpio-line-names =3D "", "", "", + "GPIO00", + "GPIO04"; +}; + &dmac0 { status =3D "okay"; }; @@ -60,3 +66,36 @@ &sdio0 { max-frequency =3D <198000000>; status =3D "okay"; }; + +&gpio0 { + gpio-line-names =3D "", "", "", "", "", "", "", "", "", "", + "", "", "", "", "", "", "", "", "", "", + "", "", "", "", + "GPIO07", + "GPIO08", + "", + "GPIO01", + "GPIO02"; +}; + +&gpio1 { + gpio-line-names =3D "", "", "", + "GPIO11", + "GPIO12", + "GPIO13", + "GPIO14", + "", "", "", "", "", "", "", "", "", "", + "", "", "", "", "", + "GPIO06"; +}; + +&gpio2 { + gpio-line-names =3D "GPIO03", + "GPIO05"; +}; + +&gpio3 { + gpio-line-names =3D "", "", + "GPIO09", + "GPIO10"; +}; --=20 2.34.1 From nobody Sun Feb 8 18:22:42 2026 Received: from mail-yw1-f179.google.com (mail-yw1-f179.google.com [209.85.128.179]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3D4F48BFF for ; Sun, 15 Sep 2024 02:44:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.179 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726368241; cv=none; b=GQjKd95+LzhzIdZj2Y9nPMrKD+BPru1cno6vKUz83kkkRtc0v13Z83KQmtn6QV0wNNU5W97VuMHD7wpOTvhe/kuMeyLUBXPqbptaQondQdDL36XaUaDgIsGpjv09JIsHG9cCL4CpZ9ofyFZqq+rz87tpQkiDJoQhsM+E8b8uro0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726368241; c=relaxed/simple; bh=HfD283oA9J+y4Ws1aDfqcKBEJxdpADZfKLsu878/aS4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=mlsls1FYQQGp9z8+2bqI9+mLPhwTpUHt29ZmQlu22kge3DZ2aDpC/40+i6pAedXmf0Bh/OKIB75ftqEo3raQ0fj3brcSjoh+9aTTABkBC7trQ/TzsxmF1HGHnbCVuHQa4J78MygYg5kDL3UKkBgBO3ow6jimYA6UM0mjlFf0s9I= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=tenstorrent.com; spf=pass smtp.mailfrom=tenstorrent.com; dkim=pass (2048-bit key) header.d=tenstorrent.com header.i=@tenstorrent.com header.b=SandgtTN; arc=none smtp.client-ip=209.85.128.179 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=tenstorrent.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tenstorrent.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tenstorrent.com header.i=@tenstorrent.com header.b="SandgtTN" Received: by mail-yw1-f179.google.com with SMTP id 00721157ae682-6d5a4615a56so28270307b3.0 for ; Sat, 14 Sep 2024 19:43:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tenstorrent.com; s=google; t=1726368239; x=1726973039; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Q35mWPAy5chjBGIgQ12zyoacjaj9qPPf+2nGjCp33vM=; b=SandgtTNA8Vu8cFQ1HedHYIPqt6PCK60HVE5492CiNrxs2gU8z7hSKh1cqcY5snV8s h2viGKPuk4+Y2/L/7Oay2AwjoZ0QzaP+mqd5R9RIWTjMJvcapKV3VwqSf6RrTYUtY52k /sZfJLslkkeoYYqJHGjmhrs5HLDjZFTjs8C7Ra92tQm6FjL5MQT1/nPqQWh9r7w6s2FV fHpwKUwSx5XLrAHghDKrWlLGIyLb66osQYlMHBWUQc+Mn26B0vF5aAtMsJJIN5Vf+a3F e7GSvNw1GPGaocQ0M7fahCre5Ugxl2mv8+BNobv0dxRP0oA/TAqm4+SA9T7+DdkK+FYG Mm+g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1726368239; x=1726973039; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Q35mWPAy5chjBGIgQ12zyoacjaj9qPPf+2nGjCp33vM=; b=UsJ2f8Msc7oVFgNSTEYhBAxgTLjGlokl92SmpAmVxxAU68V0Bfmmk5je4c2xBLxbAa yJAPj02NcgJs0srYnW2l6+lsSwCioWxmP8b3/zfP56T3BFgaWrBXtewWxPsLCBemO2pD NwaCzEjSqRxYfpc1ZOyDgHzoxY8hseQOGnFlbdVHt0909hfHZ31czT3n5KXt2js/FVB9 BJKZ/noSJvR22L/J/kQzjq0/xCI/a6wtWLGwgJxAfQUr+CqVoOdZQMDywCLK7HMCAQw9 jr7/Jm3o/ewK8HFz5Q9zZOpwBwPXEntgab7koxOI6Odt0S7WpoK66WEClDQo0w6OoWKB qNhw== X-Forwarded-Encrypted: i=1; AJvYcCV8JkFNA0vAsAPMUrUd11u275KztWWPbEFBQ6e6xwHlImBTF9/VNzYVWS8G16or2JuRbaN96lcgtE7wX0U=@vger.kernel.org X-Gm-Message-State: AOJu0YwesdYU9uW6KDLzYJkHV3Xc1OJSQT3eCirzGPZySmX5CRh245hr PeW+ckHg2M2lAco/La1JOfQClUEx2xjvgZ4nb+SgoBllB1MZi8/69hDKeOfh0Ac= X-Google-Smtp-Source: AGHT+IHbfE86FpqgLsLA2mWbe3GEJAIVOslJn/4hA8axLKg+UUrOPeCOEEOUG68yn+6Frv8Na+Js4g== X-Received: by 2002:a05:690c:113:b0:6bd:8b0a:98e8 with SMTP id 00721157ae682-6dbb6b390f7mr106869937b3.24.1726368239202; Sat, 14 Sep 2024 19:43:59 -0700 (PDT) Received: from [127.0.1.1] ([216.139.163.245]) by smtp.gmail.com with ESMTPSA id 00721157ae682-6dbe2e0d924sm4129097b3.41.2024.09.14.19.43.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 14 Sep 2024 19:43:58 -0700 (PDT) From: Drew Fustini Date: Sat, 14 Sep 2024 19:40:55 -0700 Subject: [PATCH v2 7/8] riscv: dts: thead: Add TH1520 pinctrl settings for UART0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20240914-th1520-pinctrl-v2-7-3ba67dde882c@tenstorrent.com> References: <20240914-th1520-pinctrl-v2-0-3ba67dde882c@tenstorrent.com> In-Reply-To: <20240914-th1520-pinctrl-v2-0-3ba67dde882c@tenstorrent.com> To: Drew Fustini , Guo Ren , Fu Wei , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Emil Renner Berthing , Thomas Bonnefille , Paul Walmsley , Palmer Dabbelt , Albert Ou Cc: linux-riscv@lists.infradead.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Drew Fustini X-Mailer: b4 0.14.1 From: Emil Renner Berthing Add pinctrl settings for UART0 used as the default debug console on both the Lichee Pi 4A and BeagleV Ahead boards. Tested-by: Thomas Bonnefille Signed-off-by: Emil Renner Berthing Signed-off-by: Drew Fustini --- arch/riscv/boot/dts/thead/th1520-beaglev-ahead.dts | 26 ++++++++++++++++++= ++++ arch/riscv/boot/dts/thead/th1520-lichee-pi-4a.dts | 26 ++++++++++++++++++= ++++ 2 files changed, 52 insertions(+) diff --git a/arch/riscv/boot/dts/thead/th1520-beaglev-ahead.dts b/arch/risc= v/boot/dts/thead/th1520-beaglev-ahead.dts index c48f6fd6387b..c5356f674f85 100644 --- a/arch/riscv/boot/dts/thead/th1520-beaglev-ahead.dts +++ b/arch/riscv/boot/dts/thead/th1520-beaglev-ahead.dts @@ -82,6 +82,32 @@ &sdio0 { status =3D "okay"; }; =20 +&padctrl0_apsys { + uart0_pins: uart0-0 { + tx-pins { + pins =3D "UART0_TXD"; + function =3D "uart"; + bias-disable; + drive-strength =3D <3>; + input-disable; + input-schmitt-disable; + slew-rate =3D <0>; + }; + + rx-pins { + pins =3D "UART0_RXD"; + function =3D "uart"; + bias-disable; + drive-strength =3D <1>; + input-enable; + input-schmitt-enable; + slew-rate =3D <0>; + }; + }; +}; + &uart0 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&uart0_pins>; status =3D "okay"; }; diff --git a/arch/riscv/boot/dts/thead/th1520-lichee-pi-4a.dts b/arch/riscv= /boot/dts/thead/th1520-lichee-pi-4a.dts index 0ae2c20d5641..932838c55f90 100644 --- a/arch/riscv/boot/dts/thead/th1520-lichee-pi-4a.dts +++ b/arch/riscv/boot/dts/thead/th1520-lichee-pi-4a.dts @@ -29,6 +29,32 @@ chosen { }; }; =20 +&padctrl0_apsys { + uart0_pins: uart0-0 { + tx-pins { + pins =3D "UART0_TXD"; + function =3D "uart"; + bias-disable; + drive-strength =3D <3>; + input-disable; + input-schmitt-disable; + slew-rate =3D <0>; + }; + + rx-pins { + pins =3D "UART0_RXD"; + function =3D "uart"; + bias-disable; + drive-strength =3D <1>; + input-enable; + input-schmitt-enable; + slew-rate =3D <0>; + }; + }; +}; + &uart0 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&uart0_pins>; status =3D "okay"; }; --=20 2.34.1 From nobody Sun Feb 8 18:22:42 2026 Received: from mail-yb1-f172.google.com (mail-yb1-f172.google.com [209.85.219.172]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C5CD62CA6 for ; Sun, 15 Sep 2024 02:44:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.219.172 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726368260; cv=none; b=TS9+mMvQl8ozvN9knb/8g9RhSRL7fdRj4gHQ+hBTaoCTrrFQh418oXsjkTUVsHLX/YvdehlQ6c5AVMvdX5Od2NGCx/DMIoVMLZprq62mxWASGwwzHYgeZiZzfm+ieS4c6OL22LdPX0lVVJr+JmtzkrblEPRL3T9SmhP7hNnm/Os= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726368260; c=relaxed/simple; bh=RHt/CuEImmNnG/8VOU+K/H1jEiWMV+ZSHNrD1hvj2cM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=bF8gX15iL9hSKpPvt5uM8pXwTYWEmSzG+R3NSoH6xRIv64pT/pIJULBhOdBWolu0I/0sOtCSxOabxK23aYegvMMX0DdHLMba3Z56hK2qJQmQfwsZV46KSQFfPU6yYsruS1f8kED9Eyk7fY+z/iCJ+qesFZbH3xNNzo2P7a1c8F4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=tenstorrent.com; spf=pass smtp.mailfrom=tenstorrent.com; dkim=pass (2048-bit key) header.d=tenstorrent.com header.i=@tenstorrent.com header.b=RuuzTrnD; arc=none smtp.client-ip=209.85.219.172 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=tenstorrent.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tenstorrent.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tenstorrent.com header.i=@tenstorrent.com header.b="RuuzTrnD" Received: by mail-yb1-f172.google.com with SMTP id 3f1490d57ef6-e1da3677ca7so2664429276.0 for ; Sat, 14 Sep 2024 19:44:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tenstorrent.com; s=google; t=1726368257; x=1726973057; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Nq2qwoQ8fGvyakSE32KyqUjWPDGD9IAug2eijzHwHho=; b=RuuzTrnDv57rErXTLd25zDpe4fCV1bQMJiux+7rjrbeO9G8VOjOTGuoaDGEZ+x06ub m3peAX7XBU84EKfBnJQ9A7cyQg59sZ6viy0ggrbVw8GCUTy/iDNb2/q1WZhAdTiBGTQ4 n8MMhtA/fy2zYQzRiRAZvtAfcV4LE7W+YM1w5NF7+KOHWzFZZ27RiLVi5erip3uoD0Ks GAY33hhUcYPUqfWlV9YSGPvyn9i+uA3ljZVNuqOJx1M6PhNEFoVIbeMa8LSb1OwVdiTk gNgU8bAxYzGEe0AHPz+cQ4Y16vgfXfp+sjZTGDd6++/Ys9WdKWxoj7GFlkqu0uWQRLj+ KCQA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1726368257; x=1726973057; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Nq2qwoQ8fGvyakSE32KyqUjWPDGD9IAug2eijzHwHho=; b=BckBNWV2QrRNVFNw6VHvNsYvuGZfdXy+fE/eCZuR4qyIuxWo7PE+wesicvZ1i72g7/ IQz7NlgUyPmBZWXnIk9xry88/lY7pVgBeNZr6DwkTgRs4QmjT5xO/bv42ZU8KIRHCAuT 3RirYamGy0CUF57GR4lBgOzl0HJMfsdBtkg2aO89XQo3mBZ3c+ptUEw+1gmpNgRk+njA rOX0hMqNnU9Q49ed27rr6DCj8Va9PHztr2beRyeMcjNnp8brPQIwhX6Tnjj2zuGJPm/1 xqWdr+YifF+qkbiuuWAKqZWaPNRUfkj5ba+T9eRVPMBx4AlvXT8rzg52+takwR2OPG89 bxnw== X-Forwarded-Encrypted: i=1; AJvYcCUwhtFKCOqX4J0KPvgn9bI9WMwj9Iv8Su8jdaQmXnHxIvfYC0g80m8Zwi+vzJLwauwust9t9A6VeYjzFOI=@vger.kernel.org X-Gm-Message-State: AOJu0YzYQY481oaIhY4R78WrlYnCZgX1DJny15R6VRixV5AVu1nEjtah 3wTOV4lfE4n1CNbCSC5tmLa4coteQJiBb1sdCVyKDiON9xUo6vxOZAELmkMtVPo= X-Google-Smtp-Source: AGHT+IEClZ21Xn2I0tdDO6eQz5l4CSj9mqsoGgEda3xSmNTjGf1KEuzvGBfrhopXDCp2Yb4bN/rIaQ== X-Received: by 2002:a05:6902:1881:b0:e0b:e47d:ccc9 with SMTP id 3f1490d57ef6-e1d9db98c66mr11206546276.8.1726368256818; Sat, 14 Sep 2024 19:44:16 -0700 (PDT) Received: from [127.0.1.1] ([216.139.163.245]) by smtp.gmail.com with ESMTPSA id 00721157ae682-6dbe2e0d924sm4129097b3.41.2024.09.14.19.44.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 14 Sep 2024 19:44:16 -0700 (PDT) From: Drew Fustini Date: Sat, 14 Sep 2024 19:40:56 -0700 Subject: [PATCH v2 8/8] riscv: dtb: thead: Add BeagleV Ahead LEDs Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20240914-th1520-pinctrl-v2-8-3ba67dde882c@tenstorrent.com> References: <20240914-th1520-pinctrl-v2-0-3ba67dde882c@tenstorrent.com> In-Reply-To: <20240914-th1520-pinctrl-v2-0-3ba67dde882c@tenstorrent.com> To: Drew Fustini , Guo Ren , Fu Wei , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Emil Renner Berthing , Thomas Bonnefille , Paul Walmsley , Palmer Dabbelt , Albert Ou Cc: linux-riscv@lists.infradead.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Drew Fustini X-Mailer: b4 0.14.1 From: Emil Renner Berthing Add nodes for the 5 user controllable LEDs on the BeagleV Ahead board. Tested-by: Thomas Bonnefille Signed-off-by: Emil Renner Berthing Signed-off-by: Drew Fustini --- arch/riscv/boot/dts/thead/th1520-beaglev-ahead.dts | 55 ++++++++++++++++++= ++++ 1 file changed, 55 insertions(+) diff --git a/arch/riscv/boot/dts/thead/th1520-beaglev-ahead.dts b/arch/risc= v/boot/dts/thead/th1520-beaglev-ahead.dts index c5356f674f85..823aa5b44efb 100644 --- a/arch/riscv/boot/dts/thead/th1520-beaglev-ahead.dts +++ b/arch/riscv/boot/dts/thead/th1520-beaglev-ahead.dts @@ -7,6 +7,8 @@ /dts-v1/; =20 #include "th1520.dtsi" +#include +#include =20 / { model =3D "BeagleV Ahead"; @@ -34,7 +36,42 @@ chosen { memory@0 { device_type =3D "memory"; reg =3D <0x0 0x00000000 0x1 0x00000000>; + }; + + leds { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&led_pins>; + compatible =3D "gpio-leds"; + + led-1 { + gpios =3D <&gpio4 8 GPIO_ACTIVE_LOW>; + color =3D ; + label =3D "led1"; + }; + + led-2 { + gpios =3D <&gpio4 9 GPIO_ACTIVE_LOW>; + color =3D ; + label =3D "led2"; + }; + + led-3 { + gpios =3D <&gpio4 10 GPIO_ACTIVE_LOW>; + color =3D ; + label =3D "led3"; + }; + + led-4 { + gpios =3D <&gpio4 11 GPIO_ACTIVE_LOW>; + color =3D ; + label =3D "led4"; + }; =20 + led-5 { + gpios =3D <&gpio4 12 GPIO_ACTIVE_LOW>; + color =3D ; + label =3D "led5"; + }; }; }; =20 @@ -82,6 +119,24 @@ &sdio0 { status =3D "okay"; }; =20 +&padctrl_aosys { + led_pins: led-0 { + led-pins { + pins =3D "AUDIO_PA8", /* GPIO4_8 */ + "AUDIO_PA9", /* GPIO4_9 */ + "AUDIO_PA10", /* GPIO4_10 */ + "AUDIO_PA11", /* GPIO4_11 */ + "AUDIO_PA12"; /* GPIO4_12 */ + function =3D "gpio"; + bias-disable; + drive-strength =3D <3>; + input-disable; + input-schmitt-disable; + slew-rate =3D <0>; + }; + }; +}; + &padctrl0_apsys { uart0_pins: uart0-0 { tx-pins { --=20 2.34.1