From nobody Sat Nov 30 02:40:02 2024 Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 14F051E0B80 for ; Fri, 13 Sep 2024 13:58:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726235886; cv=none; b=GS+bmu+Dg2DX3zfJXrFGLNZRLVY78wgjpV338WVgCrp1UJ58JW7oWtHlEA2wacV4hi89I5LGpvMnQSFKMb06HtSU4YyRNjRoxj4Zew8UCesoCq3dQwAKDZ7d2TMMkQZkzNmb4Lb9x6jLN2kqOATuXiXRJrENPN2dvp/yqBWOc9k= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726235886; c=relaxed/simple; bh=XgpeTnvMDEHJ2up7eslboA9Mw83GfNdKf/s9hSi6q78=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=lhI+ZUWXV0LO+y275NITrGVvF79oqW65G56UbPCHtgRrCeK7sCvs5eKZTukf7FFt368YEtVZBY7apx9QfEueADZED1iLWveC6+qKvVU3ahKnbODK0aH5bp/zcKddas01MCJYm975yUYdZd7QMaSQydi2xY6+3lFWDXYe0f2Z8do= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com; spf=pass smtp.mailfrom=baylibre.com; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b=v2BuMXoS; arc=none smtp.client-ip=209.85.128.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=baylibre.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b="v2BuMXoS" Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-42cb57f8b41so13002865e9.0 for ; Fri, 13 Sep 2024 06:58:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1726235881; x=1726840681; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=I8bsqmRCEvF7Nbt+K3TdbmlNSXTYPN2a62D7XH3DokY=; b=v2BuMXoSHXyKnY6LvPWyRRfr866ws9FhF1tA9baqEbe9SanQIVeSthAg3nLFlYfnQh +On+inoVWh5OEVvIyjA2QoiDTZgxjGv5vcdvV3Ghc+1TzszGrVIosDI3Uc0hFOtCaUXk 20zC80N3aSbwG1bUcx+xO83RhhLvO9pjuKbqwlxKLovdg40TDt0+D0VkbbxYyG/rDGl1 und9aT0JUZWAgaceNnmAICkg/XL4IBG99VBUZitG5VHrvlkL6Wz8VbNBJtAF5CKfBVY+ 4tw/tWwikkoyko/KsWq8OAgpx0udgecIrbGl+HCqEh/FI+qdvK28ZwoDLrLWFgTTYFl0 trJg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1726235881; x=1726840681; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=I8bsqmRCEvF7Nbt+K3TdbmlNSXTYPN2a62D7XH3DokY=; b=dNA7LE6YzeeMLYGipcl8Jj/6qRKWnbm9ntlFKAcgZw0RqmVhhfP+PHsln+79V4460a iVR90owO+SR2qlszlcHWMZ02JVoPOGyT8MzhsDcQbmjh4vFHYq8vwepnPLUfEke3JkQX KjiMyAdfff0d21gNgtL4qWTvBV3kDSDPd98pqg86Hs/82QJ3MQLpzn694I6e/p6j+tmq +VJIqwxlu6Dp2xqq4lk/DDuTwrQhoMaVAIqhKQHg0rI+XfF5Po8F2HAR9ZgM2q91RoFQ BJbqklsN9tDZAiVNwqZ7x1GZnYJbL1UU4DLAeBZ/LXtIE/FxGXnzvsTPiiRIDtmoRpO+ pksg== X-Forwarded-Encrypted: i=1; AJvYcCUwyHPq0T2BCMr9ZH54jMOVK4F44xyX4QxBbLctVHtB2z3M0yGDo5E+v+C8nLioKEJZp3K0myI+ENMb6yc=@vger.kernel.org X-Gm-Message-State: AOJu0YxgzJ6DkVMEDzqbIHYvWDcciLj22MtWH2RyBpg8q5Rup2KaftyN 3XgaOf3+cH00luHzfloOSF4dmwOz9TKiU4MUnYWMvgkRGeEftj6VxRKdK113g48= X-Google-Smtp-Source: AGHT+IFflMFCS+xdBg642xa0xr8474DMWBegMZD96iruMYnsX1tOnCS8fBFd/nCvWVsO4HU9jrEloQ== X-Received: by 2002:a05:6000:c89:b0:374:c5b4:1be0 with SMTP id ffacd0b85a97d-378d62449c6mr1934680f8f.53.1726235881117; Fri, 13 Sep 2024 06:58:01 -0700 (PDT) Received: from neptune.lan ([188.27.129.88]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-378956d3941sm17104749f8f.84.2024.09.13.06.57.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 13 Sep 2024 06:58:00 -0700 (PDT) From: Alexandru Ardelean To: linux-iio@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Cc: jic23@kernel.org, krzk+dt@kernel.org, robh@kernel.org, lars@metafoo.de, michael.hennerich@analog.com, gstols@baylibre.com, dlechner@baylibre.com, Alexandru Ardelean Subject: [PATCH v6 8/8] iio: adc: ad7606: add support for AD7606C-{16,18} parts Date: Fri, 13 Sep 2024 16:57:43 +0300 Message-ID: <20240913135744.152669-9-aardelean@baylibre.com> X-Mailer: git-send-email 2.46.0 In-Reply-To: <20240913135744.152669-1-aardelean@baylibre.com> References: <20240913135744.152669-1-aardelean@baylibre.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable The AD7606C-16 and AD7606C-18 are pretty similar with the AD7606B. The main difference between AD7606C-16 & AD7606C-18 is the precision in bits (16 vs 18). Because of that, some scales need to be defined for the 18-bit variants, as they need to be computed against 2**18 (vs 2**16 for the 16 bit-variants). Because the AD7606C-16,18 also supports bipolar & differential channels, for SW-mode, the default range of 10 V or =C2=B110V should be set at probe. On reset, the default range (in the registers) is set to value 0x3 which corresponds to '=C2=B110 V single-ended range', regardless of bipolar or differential configuration. Aside from the scale/ranges, the AD7606C-16 is similar to the AD7606B. The AD7606C-18 variant offers 18-bit precision. Because of this, the requirement to use this chip is that the SPI controller supports padding of 18-bit sequences to 32-bit arrays. Datasheet: https://www.analog.com/media/en/technical-documentation/data-she= ets/ad7606c-16.pdf Datasheet: https://www.analog.com/media/en/technical-documentation/data-she= ets/ad7606c-18.pdf Signed-off-by: Alexandru Ardelean --- drivers/iio/adc/ad7606.c | 253 +++++++++++++++++++++++++++++++++-- drivers/iio/adc/ad7606.h | 16 ++- drivers/iio/adc/ad7606_spi.c | 55 ++++++++ 3 files changed, 312 insertions(+), 12 deletions(-) diff --git a/drivers/iio/adc/ad7606.c b/drivers/iio/adc/ad7606.c index b909ee14fd81..c29512029bfb 100644 --- a/drivers/iio/adc/ad7606.c +++ b/drivers/iio/adc/ad7606.c @@ -36,6 +36,33 @@ static const unsigned int ad7606_16bit_hw_scale_avail[2]= =3D { 152588, 305176 }; =20 +static const unsigned int ad7606_18bit_hw_scale_avail[2] =3D { + 38147, 76294 +}; + +static const unsigned int ad7606c_16bit_single_ended_unipolar_scale_avail[= 3] =3D { + 76294, 152588, 190735, +}; + +static const unsigned int ad7606c_16bit_single_ended_bipolar_scale_avail[5= ] =3D { + 76294, 152588, 190735, 305176, 381470 +}; + +static const unsigned int ad7606c_16bit_differential_bipolar_scale_avail[4= ] =3D { + 152588, 305176, 381470, 610352 +}; + +static const unsigned int ad7606c_18bit_single_ended_unipolar_scale_avail[= 3] =3D { + 19073, 38147, 47684 +}; + +static const unsigned int ad7606c_18bit_single_ended_bipolar_scale_avail[5= ] =3D { + 19073, 38147, 47684, 76294, 95367 +}; + +static const unsigned int ad7606c_18bit_differential_bipolar_scale_avail[4= ] =3D { + 38147, 76294, 95367, 152588 +}; =20 static const unsigned int ad7606_16bit_sw_scale_avail[3] =3D { 76293, 152588, 305176 @@ -62,7 +89,8 @@ int ad7606_reset(struct ad7606_state *st) } EXPORT_SYMBOL_NS_GPL(ad7606_reset, IIO_AD7606); =20 -static int ad7606_16bit_chan_scale_setup(struct ad7606_state *st, int ch) +static int ad7606_16bit_chan_scale_setup(struct ad7606_state *st, + struct iio_chan_spec *chan, int ch) { struct ad7606_chan_scale *cs =3D &st->chan_scales[ch]; =20 @@ -83,6 +111,163 @@ static int ad7606_16bit_chan_scale_setup(struct ad7606= _state *st, int ch) return 0; } =20 +static int ad7606_get_chan_config(struct ad7606_state *st, int ch, + bool *bipolar, bool *differential) +{ + unsigned int num_channels =3D st->chip_info->num_channels - 1; + struct device *dev =3D st->dev; + int ret; + + *bipolar =3D false; + *differential =3D false; + + device_for_each_child_node_scoped(dev, child) { + u32 pins[2]; + int reg; + + ret =3D fwnode_property_read_u32(child, "reg", ®); + if (ret) + continue; + + /* channel number (here) is from 1 to num_channels */ + if (reg =3D=3D 0 || reg > num_channels) { + dev_warn(dev, + "Invalid channel number (ignoring): %d\n", reg); + continue; + } + + if (reg !=3D (ch + 1)) + continue; + + *bipolar =3D fwnode_property_read_bool(child, "bipolar"); + + ret =3D fwnode_property_read_u32_array(child, "diff-channels", + pins, ARRAY_SIZE(pins)); + /* Channel is differential, if pins are the same as 'reg' */ + if (ret =3D=3D 0 && (pins[0] !=3D reg || pins[1] !=3D reg)) { + dev_err(dev, + "Differential pins must be the same as 'reg'"); + return -EINVAL; + } + + *differential =3D (ret =3D=3D 0); + + if (*differential && !*bipolar) { + dev_err(dev, + "'bipolar' must be added for diff channel %d\n", + reg); + return -EINVAL; + } + + return 0; + } + + return 0; +} + +static int ad7606c_18bit_chan_scale_setup(struct ad7606_state *st, + struct iio_chan_spec *chan, int ch) +{ + struct ad7606_chan_scale *cs; + bool bipolar, differential; + int ret; + + ret =3D ad7606_get_chan_config(st, ch, &bipolar, &differential); + if (ret) + return ret; + + cs =3D &st->chan_scales[ch]; + + if (differential) { + cs->scale_avail =3D ad7606c_18bit_differential_bipolar_scale_avail; + cs->num_scales =3D + ARRAY_SIZE(ad7606c_18bit_differential_bipolar_scale_avail); + /* Bipolar differential ranges start at 8 (b1000) */ + cs->reg_offset =3D 8; + cs->range =3D 1; + chan->differential =3D 1; + chan->channel2 =3D chan->channel; + + return 0; + } + + chan->differential =3D 0; + + if (bipolar) { + cs->scale_avail =3D ad7606c_18bit_single_ended_bipolar_scale_avail; + cs->num_scales =3D + ARRAY_SIZE(ad7606c_18bit_single_ended_bipolar_scale_avail); + /* Bipolar single-ended ranges start at 0 (b0000) */ + cs->reg_offset =3D 0; + cs->range =3D 3; + chan->scan_type.sign =3D 's'; + + return 0; + } + + cs->scale_avail =3D ad7606c_18bit_single_ended_unipolar_scale_avail; + cs->num_scales =3D + ARRAY_SIZE(ad7606c_18bit_single_ended_unipolar_scale_avail); + /* Unipolar single-ended ranges start at 5 (b0101) */ + cs->reg_offset =3D 5; + cs->range =3D 1; + chan->scan_type.sign =3D 'u'; + + return 0; +} + +static int ad7606c_16bit_chan_scale_setup(struct ad7606_state *st, + struct iio_chan_spec *chan, int ch) +{ + struct ad7606_chan_scale *cs; + bool bipolar, differential; + int ret; + + ret =3D ad7606_get_chan_config(st, ch, &bipolar, &differential); + if (ret) + return ret; + + cs =3D &st->chan_scales[ch]; + + if (differential) { + cs->scale_avail =3D ad7606c_16bit_differential_bipolar_scale_avail; + cs->num_scales =3D + ARRAY_SIZE(ad7606c_16bit_differential_bipolar_scale_avail); + /* Bipolar differential ranges start at 8 (b1000) */ + cs->reg_offset =3D 8; + cs->range =3D 1; + chan->differential =3D 1; + chan->channel2 =3D chan->channel; + chan->scan_type.sign =3D 's'; + + return 0; + } + + chan->differential =3D 0; + + if (bipolar) { + cs->scale_avail =3D ad7606c_16bit_single_ended_bipolar_scale_avail; + cs->num_scales =3D + ARRAY_SIZE(ad7606c_16bit_single_ended_bipolar_scale_avail); + /* Bipolar single-ended ranges start at 0 (b0000) */ + cs->reg_offset =3D 0; + cs->range =3D 3; + chan->scan_type.sign =3D 's'; + + return 0; + } + + cs->scale_avail =3D ad7606c_16bit_single_ended_unipolar_scale_avail; + cs->num_scales =3D + ARRAY_SIZE(ad7606c_16bit_single_ended_unipolar_scale_avail); + /* Unipolar single-ended ranges start at 5 (b0101) */ + cs->reg_offset =3D 5; + cs->range =3D 1; + chan->scan_type.sign =3D 'u'; + + return 0; +} + static int ad7606_reg_access(struct iio_dev *indio_dev, unsigned int reg, unsigned int writeval, @@ -107,9 +292,8 @@ static int ad7606_reg_access(struct iio_dev *indio_dev, static int ad7606_read_samples(struct ad7606_state *st) { unsigned int num =3D st->chip_info->num_channels - 1; - u16 *data =3D st->data; =20 - return st->bops->read_block(st->dev, num, data); + return st->bops->read_block(st->dev, num, &st->data); } =20 static irqreturn_t ad7606_trigger_handler(int irq, void *p) @@ -125,7 +309,7 @@ static irqreturn_t ad7606_trigger_handler(int irq, void= *p) if (ret) goto error_ret; =20 - iio_push_to_buffers_with_timestamp(indio_dev, st->data, + iio_push_to_buffers_with_timestamp(indio_dev, &st->data, iio_get_time_ns(indio_dev)); error_ret: iio_trigger_notify_done(indio_dev->trig); @@ -139,6 +323,8 @@ static int ad7606_scan_direct(struct iio_dev *indio_dev= , unsigned int ch, int *val) { struct ad7606_state *st =3D iio_priv(indio_dev); + unsigned int storagebits =3D st->chip_info->channels[1].scan_type.storage= bits; + const struct iio_chan_spec *chan; int ret; =20 gpiod_set_value(st->gpio_convst, 1); @@ -153,7 +339,19 @@ static int ad7606_scan_direct(struct iio_dev *indio_de= v, unsigned int ch, if (ret) goto error_ret; =20 - *val =3D sign_extend32(st->data[ch], 15); + chan =3D &indio_dev->channels[ch + 1]; + if (chan->scan_type.sign =3D=3D 'u') { + if (storagebits > 16) + *val =3D st->data.buf32[ch]; + else + *val =3D st->data.buf16[ch]; + return 0; + } + + if (storagebits > 16) + *val =3D sign_extend32(st->data.buf32[ch], 17); + else + *val =3D sign_extend32(st->data.buf16[ch], 15); =20 error_ret: gpiod_set_value(st->gpio_convst, 0); @@ -266,7 +464,7 @@ static int ad7606_write_raw(struct iio_dev *indio_dev, ch =3D chan->address; cs =3D &st->chan_scales[ch]; i =3D find_closest(val2, cs->scale_avail, cs->num_scales); - ret =3D st->write_scale(indio_dev, ch, i); + ret =3D st->write_scale(indio_dev, ch, i + cs->reg_offset); if (ret < 0) return ret; cs->range =3D i; @@ -349,6 +547,18 @@ static const struct iio_chan_spec ad7606_channels_16bi= t[] =3D { AD7606_CHANNEL(7, 16), }; =20 +static const struct iio_chan_spec ad7606_channels_18bit[] =3D { + IIO_CHAN_SOFT_TIMESTAMP(8), + AD7606_CHANNEL(0, 18), + AD7606_CHANNEL(1, 18), + AD7606_CHANNEL(2, 18), + AD7606_CHANNEL(3, 18), + AD7606_CHANNEL(4, 18), + AD7606_CHANNEL(5, 18), + AD7606_CHANNEL(6, 18), + AD7606_CHANNEL(7, 18), +}; + /* * The current assumption that this driver makes for AD7616, is that it's * working in Hardware Mode with Serial, Burst and Sequencer modes activat= ed. @@ -414,6 +624,20 @@ static const struct ad7606_chip_info ad7606_chip_info_= tbl[] =3D { .oversampling_avail =3D ad7606_oversampling_avail, .oversampling_num =3D ARRAY_SIZE(ad7606_oversampling_avail), }, + [ID_AD7606C_16] =3D { + .channels =3D ad7606_channels_16bit, + .num_channels =3D 9, + .scale_setup_cb =3D ad7606c_16bit_chan_scale_setup, + .oversampling_avail =3D ad7606_oversampling_avail, + .oversampling_num =3D ARRAY_SIZE(ad7606_oversampling_avail), + }, + [ID_AD7606C_18] =3D { + .channels =3D ad7606_channels_18bit, + .num_channels =3D 9, + .scale_setup_cb =3D ad7606c_18bit_chan_scale_setup, + .oversampling_avail =3D ad7606_oversampling_avail, + .oversampling_num =3D ARRAY_SIZE(ad7606_oversampling_avail), + }, [ID_AD7616] =3D { .channels =3D ad7616_channels, .num_channels =3D 17, @@ -586,7 +810,7 @@ static const struct iio_trigger_ops ad7606_trigger_ops = =3D { .validate_device =3D iio_trigger_validate_own_device, }; =20 -static int ad7606_sw_mode_setup(struct iio_dev *indio_dev) +static int ad7606_sw_mode_setup(struct iio_dev *indio_dev, unsigned int id) { struct ad7606_state *st =3D iio_priv(indio_dev); =20 @@ -604,13 +828,24 @@ static int ad7606_chan_scales_setup(struct iio_dev *i= ndio_dev) { unsigned int num_channels =3D indio_dev->num_channels - 1; struct ad7606_state *st =3D iio_priv(indio_dev); + struct iio_chan_spec *chans; + size_t size; int ch, ret; =20 + /* Clone IIO channels, since some may be differential */ + size =3D indio_dev->num_channels * sizeof(*indio_dev->channels); + chans =3D devm_kzalloc(st->dev, size, GFP_KERNEL); + if (!chans) + return -ENOMEM; + + memcpy(chans, indio_dev->channels, size); + indio_dev->channels =3D chans; + for (ch =3D 0; ch < num_channels; ch++) { struct ad7606_chan_scale *cs; int i; =20 - ret =3D st->chip_info->scale_setup_cb(st, ch); + ret =3D st->chip_info->scale_setup_cb(st, &chans[ch + 1], ch); if (ret) return ret; =20 @@ -698,7 +933,7 @@ int ad7606_probe(struct device *dev, int irq, void __io= mem *base_address, st->write_scale =3D ad7606_write_scale_hw; st->write_os =3D ad7606_write_os_hw; =20 - ret =3D ad7606_sw_mode_setup(indio_dev); + ret =3D ad7606_sw_mode_setup(indio_dev, id); if (ret) return ret; =20 diff --git a/drivers/iio/adc/ad7606.h b/drivers/iio/adc/ad7606.h index 25e84efd15c3..14ee75aa225b 100644 --- a/drivers/iio/adc/ad7606.h +++ b/drivers/iio/adc/ad7606.h @@ -63,7 +63,8 @@ =20 struct ad7606_state; =20 -typedef int (*ad7606_scale_setup_cb_t)(struct ad7606_state *st, int ch); +typedef int (*ad7606_scale_setup_cb_t)(struct ad7606_state *st, + struct iio_chan_spec *chan, int ch); =20 /** * struct ad7606_chip_info - chip specific information @@ -94,6 +95,8 @@ struct ad7606_chip_info { * such that it can be read via the 'read_avail' hook * @num_scales number of elements stored in the scale_avail array * @range voltage range selection, selects which scale to apply + * @reg_offset offset for the register value, to be applied when + * writing the value of 'range' to the register value */ struct ad7606_chan_scale { #define AD760X_MAX_SCALES 16 @@ -102,6 +105,7 @@ struct ad7606_chan_scale { int scale_avail_show[AD760X_MAX_SCALE_SHOW]; unsigned int num_scales; unsigned int range; + unsigned int reg_offset; }; =20 /** @@ -158,9 +162,13 @@ struct ad7606_state { /* * DMA (thus cache coherency maintenance) may require the * transfer buffers to live in their own cache lines. - * 16 * 16-bit samples + 64-bit timestamp + * 16 * 16-bit samples + 64-bit timestamp - for AD7616 + * 8 * 32-bit samples + 64-bit timestamp - for AD7616C-18 (and similar) */ - unsigned short data[20] __aligned(IIO_DMA_MINALIGN); + union { + u16 buf16[20]; + u32 buf32[10]; + } data __aligned(IIO_DMA_MINALIGN); __be16 d16[2]; }; =20 @@ -201,6 +209,8 @@ enum ad7606_supported_device_ids { ID_AD7606_6, ID_AD7606_4, ID_AD7606B, + ID_AD7606C_16, + ID_AD7606C_18, ID_AD7616, }; =20 diff --git a/drivers/iio/adc/ad7606_spi.c b/drivers/iio/adc/ad7606_spi.c index e00f58a6a0e9..143440e73aab 100644 --- a/drivers/iio/adc/ad7606_spi.c +++ b/drivers/iio/adc/ad7606_spi.c @@ -77,6 +77,18 @@ static const struct iio_chan_spec ad7606b_sw_channels[] = =3D { AD7606_SW_CHANNEL(7, 16), }; =20 +static const struct iio_chan_spec ad7606c_18_sw_channels[] =3D { + IIO_CHAN_SOFT_TIMESTAMP(8), + AD7606_SW_CHANNEL(0, 18), + AD7606_SW_CHANNEL(1, 18), + AD7606_SW_CHANNEL(2, 18), + AD7606_SW_CHANNEL(3, 18), + AD7606_SW_CHANNEL(4, 18), + AD7606_SW_CHANNEL(5, 18), + AD7606_SW_CHANNEL(6, 18), + AD7606_SW_CHANNEL(7, 18), +}; + static const unsigned int ad7606B_oversampling_avail[9] =3D { 1, 2, 4, 8, 16, 32, 64, 128, 256 }; @@ -120,6 +132,19 @@ static int ad7606_spi_read_block(struct device *dev, return 0; } =20 +static int ad7606_spi_read_block18to32(struct device *dev, + int count, void *buf) +{ + struct spi_device *spi =3D to_spi_device(dev); + struct spi_transfer xfer =3D { + .bits_per_word =3D 18, + .len =3D count * sizeof(u32), + .rx_buf =3D buf, + }; + + return spi_sync_transfer(spi, &xfer, 1); +} + static int ad7606_spi_reg_read(struct ad7606_state *st, unsigned int addr) { struct spi_device *spi =3D to_spi_device(st->dev); @@ -283,6 +308,19 @@ static int ad7606B_sw_mode_config(struct iio_dev *indi= o_dev) return 0; } =20 +static int ad7606c_18_sw_mode_config(struct iio_dev *indio_dev) +{ + int ret; + + ret =3D ad7606B_sw_mode_config(indio_dev); + if (ret) + return ret; + + indio_dev->channels =3D ad7606c_18_sw_channels; + + return 0; +} + static const struct ad7606_bus_ops ad7606_spi_bops =3D { .read_block =3D ad7606_spi_read_block, }; @@ -305,6 +343,15 @@ static const struct ad7606_bus_ops ad7606B_spi_bops = =3D { .sw_mode_config =3D ad7606B_sw_mode_config, }; =20 +static const struct ad7606_bus_ops ad7606c_18_spi_bops =3D { + .read_block =3D ad7606_spi_read_block18to32, + .reg_read =3D ad7606_spi_reg_read, + .reg_write =3D ad7606_spi_reg_write, + .write_mask =3D ad7606_spi_write_mask, + .rd_wr_cmd =3D ad7606B_spi_rd_wr_cmd, + .sw_mode_config =3D ad7606c_18_sw_mode_config, +}; + static int ad7606_spi_probe(struct spi_device *spi) { const struct spi_device_id *id =3D spi_get_device_id(spi); @@ -315,8 +362,12 @@ static int ad7606_spi_probe(struct spi_device *spi) bops =3D &ad7616_spi_bops; break; case ID_AD7606B: + case ID_AD7606C_16: bops =3D &ad7606B_spi_bops; break; + case ID_AD7606C_18: + bops =3D &ad7606c_18_spi_bops; + break; default: bops =3D &ad7606_spi_bops; break; @@ -333,6 +384,8 @@ static const struct spi_device_id ad7606_id_table[] =3D= { { "ad7606-6", ID_AD7606_6 }, { "ad7606-8", ID_AD7606_8 }, { "ad7606b", ID_AD7606B }, + { "ad7606c-16", ID_AD7606C_16 }, + { "ad7606c-18", ID_AD7606C_18 }, { "ad7616", ID_AD7616 }, { } }; @@ -344,6 +397,8 @@ static const struct of_device_id ad7606_of_match[] =3D { { .compatible =3D "adi,ad7606-6" }, { .compatible =3D "adi,ad7606-8" }, { .compatible =3D "adi,ad7606b" }, + { .compatible =3D "adi,ad7606c-16" }, + { .compatible =3D "adi,ad7606c-18" }, { .compatible =3D "adi,ad7616" }, { } }; --=20 2.46.0