From nobody Sat Nov 30 07:28:02 2024 Received: from mail-pf1-f181.google.com (mail-pf1-f181.google.com [209.85.210.181]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4EBB318FDD5; Wed, 11 Sep 2024 08:48:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.181 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726044486; cv=none; b=fecNtohbhrqE/hyRBDdEq7fRMfFQ9XpIIgjV4M2uFHXNSVSvyor5+QVgFGWLebIafoe3R+DOFL3TTWxS2ZNMLEXb2ZH5PULP/XkldSzDIUliv3Yf9cGedtZBN2P9h3GdyewCsCBUhImWPvqmV4+KGU+Bdiz4vRxhJj1ha6JVN9A= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1726044486; c=relaxed/simple; bh=p5B0nMUiXk2Nf+hW1bJbdvVrjX73VjTxc8JQ2izCgko=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=MYw0c35YKI76SEv3L6f7xs5XPSj5h/X7BQeidxLPmxjM/jVhrr2ALrdTmfr+8suVlHfeHgMzx+0J9aN4d0ZlnnSZTYftECDIw+oyvZZ6XyqjtDfcEvZQTVal6EtH+wwFQCFu+t7f+AT74ayfTGCvc/Q++Na2TF/XwiH7fLR8vBQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=eQTQZg5G; arc=none smtp.client-ip=209.85.210.181 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="eQTQZg5G" Received: by mail-pf1-f181.google.com with SMTP id d2e1a72fcca58-7191df6b5f5so200452b3a.0; Wed, 11 Sep 2024 01:48:04 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1726044483; x=1726649283; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=YMPbclYCNFGi9JPTCNBzyfzCwz/gwpnCEGb6ZlMwvTo=; b=eQTQZg5GSFo2CkiwIPTloH7ulDgUGdrg6cGHn5uQOQgG/kylckB3LhTZ/+FxOp1JAt H4S/yK0GkpZu/u1mHVDYdoKMKdRvddxxqN+yo1fxuO0LlvItWfYbuPXFGn8GQZWkcDwf +qLMdaZWSfURCO+qcXpr+2keLdLJZXDcB1HN9zKmTO00wQHYovSkQY7vnYHO1wokk/Ya YDqikenHQo4QTQZwmOnkBxSgT5Mk2T5Y6c6xQiH8+Curul39dKCpeEX9XfOhps3NZS1O d9H+vvvA+V2J9XI4wIU+d0f/2eQOeAXV/6qT9YHtbaxEpRgLqjbGeHQg9d9Nxg72rX9i psNg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1726044483; x=1726649283; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=YMPbclYCNFGi9JPTCNBzyfzCwz/gwpnCEGb6ZlMwvTo=; b=creSyfiHZihoUzPPr0C+POoMNHRP8jXEj+Ni+HPTa7rLhCK+ktFT+qMqA7RVRX7aNP ZWgPQXvDNQTORLLYzLBLW8vWQgf/9qctMGKQ2cNF7z1HGJrQx6ViIRp/of2Ra2+zCAJ+ n4qrjXx1/GKlvTmZHw0irGz2IDIPwNJ7uprHtz92Sjjz9q0VCwsPlAh0ms3KNuu8ov3f OEaRse09cOOgCkaPvT7/8aWK5ngk+U7ui7YxzWeogDfIxB9+Si+Ge0CsMUD+3fnuCVde iqqkWHlvzsHA2ZYJ/wjkwcEhfBxdhIEGyGp3j3Dq6HUR0VTBAW/gYFchwdIAk784ThUz t4zw== X-Forwarded-Encrypted: i=1; AJvYcCV0FvN5wtpB+QRHBYS+9JjqU0x6lFWXhsmx4wWpHb8A7lh7zdgR3N30YkGWf+3WUlluRrypQbhrM6a36Q==@vger.kernel.org, AJvYcCVKFktveLt6vQFyD2+3MIOcTRVx2ZZaca5iEr3k6MCUwcHMjJpYo6VakzQNqpQirP8xpWd/S/qD2xFPCfL081E=@vger.kernel.org, AJvYcCVxplQbOmeiS9DvssDKlVDS8NhX9KVdTghHVWTFDcgZgFGTD8kF8PcuK0ASb1ko2mngu9/cMjBz+cQDJjM0@vger.kernel.org, AJvYcCWsCKOQOnHw/lx0+2vmrH85t+A0DCMJOALp6lome0poM+pl4VmUa1MjoiIW3m90/cywY8O7MYgKHew=@vger.kernel.org, AJvYcCXvjepsIj3rsTohnRwo4OtJICNueNkGEzK5xAbk3gcrhjRsMQx2klMFCe+0K95BQ7nI5nGg1ApvISJK@vger.kernel.org X-Gm-Message-State: AOJu0YzYgkLrJUVRBNgtOnj51vitbIvNkKhIHDNH/U0DZm/Oke5Bob4b vcyRydyoH5QDa6zmoDRIHWg/tVfJkEs9TNUeoiflM8ElF02Rc/jg X-Google-Smtp-Source: AGHT+IE7AZsL3FZQaBv1lAqTrdgFMdmNnJVT3hulpenmeXW2swQpgA3XrR6DOc91ih2n0zjawEEIKw== X-Received: by 2002:a05:6a00:1993:b0:70e:a42e:3417 with SMTP id d2e1a72fcca58-718d5e189bbmr25371924b3a.10.1726044483465; Wed, 11 Sep 2024 01:48:03 -0700 (PDT) Received: from nick-mbp.ust.hk (wf121-022.ust.hk. [175.159.121.22]) by smtp.googlemail.com with ESMTPSA id d2e1a72fcca58-71909095177sm2530125b3a.112.2024.09.11.01.47.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 11 Sep 2024 01:48:02 -0700 (PDT) From: Nick Chan To: Hector Martin , Sven Peter , Alyssa Rosenzweig , Rob Herring , Krzysztof Kozlowski , Conor Dooley , "Rafael J . Wysocki" , Viresh Kumar , Linus Walleij , Wim Van Sebroeck , Guenter Roeck , Catalin Marinas , Will Deacon , Lorenzo Pieralisi , Mark Kettenis , asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, linux-gpio@vger.kernel.org, linux-watchdog@vger.kernel.org Cc: Konrad Dybcio , Ivaylo Ivanov , Nick Chan Subject: [PATCH 15/22] arm64: dts: apple: Add A8X devices Date: Wed, 11 Sep 2024 16:41:05 +0800 Message-ID: <20240911084353.28888-17-towinchenmi@gmail.com> X-Mailer: git-send-email 2.46.0 In-Reply-To: <20240911084353.28888-2-towinchenmi@gmail.com> References: <20240911084353.28888-2-towinchenmi@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Konrad Dybcio Add DTS files for the A8X SoC and the only device based on it, the iPad Air 2. Signed-off-by: Konrad Dybcio [Ivalyo: system memory bits] Co-developed-by: Ivaylo Ivanov Signed-off-by: Ivaylo Ivanov [Nick: SMP, m1n1 and gpio-keys support, pinctrl fixes] Co-developed-by: Nick Chan Signed-off-by: Nick Chan --- arch/arm64/boot/dts/apple/Makefile | 2 + arch/arm64/boot/dts/apple/t7001-air2.dtsi | 44 +++++++ arch/arm64/boot/dts/apple/t7001-j81.dts | 14 ++ arch/arm64/boot/dts/apple/t7001-j82.dts | 14 ++ arch/arm64/boot/dts/apple/t7001.dtsi | 154 ++++++++++++++++++++++ 5 files changed, 228 insertions(+) create mode 100644 arch/arm64/boot/dts/apple/t7001-air2.dtsi create mode 100644 arch/arm64/boot/dts/apple/t7001-j81.dts create mode 100644 arch/arm64/boot/dts/apple/t7001-j82.dts create mode 100644 arch/arm64/boot/dts/apple/t7001.dtsi diff --git a/arch/arm64/boot/dts/apple/Makefile b/arch/arm64/boot/dts/apple= /Makefile index d5dd1e2e4f4c..adda522ea490 100644 --- a/arch/arm64/boot/dts/apple/Makefile +++ b/arch/arm64/boot/dts/apple/Makefile @@ -16,6 +16,8 @@ dtb-$(CONFIG_ARCH_APPLE) +=3D t7000-j97.dtb dtb-$(CONFIG_ARCH_APPLE) +=3D t7000-n102.dtb dtb-$(CONFIG_ARCH_APPLE) +=3D t7000-n56.dtb dtb-$(CONFIG_ARCH_APPLE) +=3D t7000-n61.dtb +dtb-$(CONFIG_ARCH_APPLE) +=3D t7001-j81.dtb +dtb-$(CONFIG_ARCH_APPLE) +=3D t7001-j82.dtb dtb-$(CONFIG_ARCH_APPLE) +=3D t8103-j274.dtb dtb-$(CONFIG_ARCH_APPLE) +=3D t8103-j293.dtb dtb-$(CONFIG_ARCH_APPLE) +=3D t8103-j313.dtb diff --git a/arch/arm64/boot/dts/apple/t7001-air2.dtsi b/arch/arm64/boot/dt= s/apple/t7001-air2.dtsi new file mode 100644 index 000000000000..2c84de4c418a --- /dev/null +++ b/arch/arm64/boot/dts/apple/t7001-air2.dtsi @@ -0,0 +1,44 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * Apple iPad Air 2 common device tree + * Copyright (c) 2022, Konrad Dybcio + */ + +#include "t7001.dtsi" +#include + +/ { + gpio-keys { + compatible =3D "gpio-keys"; + + button-home { + label =3D "Home Button"; + gpios =3D <&pinctrl 0 GPIO_ACTIVE_LOW>; + linux,code =3D ; + wakeup-source; + }; + + button-power { + label =3D "Power Button"; + gpios =3D <&pinctrl 1 GPIO_ACTIVE_LOW>; + linux,code =3D ; + wakeup-source; + }; + + button-volup { + label =3D "Volume Up"; + gpios =3D <&pinctrl 92 GPIO_ACTIVE_LOW>; + linux,code =3D ; + }; + + button-voldown { + label =3D "Volume Down"; + gpios =3D <&pinctrl 93 GPIO_ACTIVE_LOW>; + linux,code =3D ; + }; + }; +}; + +&serial0 { + status =3D "okay"; +}; diff --git a/arch/arm64/boot/dts/apple/t7001-j81.dts b/arch/arm64/boot/dts/= apple/t7001-j81.dts new file mode 100644 index 000000000000..ca90dc0c872c --- /dev/null +++ b/arch/arm64/boot/dts/apple/t7001-j81.dts @@ -0,0 +1,14 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * Apple iPad Air 2 (Wi-Fi), J81, iPad5,3 (A1566) + * Copyright (c) 2022, Konrad Dybcio + */ + +/dts-v1/; + +#include "t7001-air2.dtsi" + +/ { + compatible =3D "apple,j81", "apple,t7001", "apple,arm-platform"; + model =3D "Apple iPad Air 2 (Wi-Fi)"; +}; diff --git a/arch/arm64/boot/dts/apple/t7001-j82.dts b/arch/arm64/boot/dts/= apple/t7001-j82.dts new file mode 100644 index 000000000000..d9fd16f48db7 --- /dev/null +++ b/arch/arm64/boot/dts/apple/t7001-j82.dts @@ -0,0 +1,14 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * Apple iPad Air 2 (Cellular), J82, iPad5,4 (A1567) + * Copyright (c) 2022, Konrad Dybcio + */ + +/dts-v1/; + +#include "t7001-air2.dtsi" + +/ { + compatible =3D "apple,j82", "apple,t7001", "apple,arm-platform"; + model =3D "Apple iPad Air 2 (Cellular)"; +}; diff --git a/arch/arm64/boot/dts/apple/t7001.dtsi b/arch/arm64/boot/dts/app= le/t7001.dtsi new file mode 100644 index 000000000000..9a5f0a4bde52 --- /dev/null +++ b/arch/arm64/boot/dts/apple/t7001.dtsi @@ -0,0 +1,154 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * Apple T7001 "A8X" SoC + * + * Copyright (c) 2022, Konrad Dybcio + * Based on Asahi Linux's M1 (t8103.dtsi) and Corellium's A10 efforts. + */ + +#include +#include +#include +#include + +/ { + interrupt-parent =3D <&aic>; + #address-cells =3D <2>; + #size-cells =3D <2>; + + aliases { + serial0 =3D &serial0; + }; + + chosen { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + stdout-path =3D "serial0"; + + framebuffer0: framebuffer@0 { + compatible =3D "apple,simple-framebuffer", "simple-framebuffer"; + reg =3D <0 0 0 0>; /* To be filled by loader */ + /* Format properties will be added by loader */ + status =3D "disabled"; + }; + }; + + clkref: clock-ref { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <24000000>; + clock-output-names =3D "clkref"; + }; + + cpus { + #address-cells =3D <2>; + #size-cells =3D <0>; + + cpu0: cpu@0 { + compatible =3D "apple,typhoon"; + reg =3D <0x0 0x0>; + cpu-release-addr =3D <0 0>; /* To be filled in by loader */ + enable-method =3D "spin-table"; + device_type =3D "cpu"; + }; + + cpu1: cpu@1 { + compatible =3D "apple,typhoon"; + reg =3D <0x0 0x1>; + cpu-release-addr =3D <0 0>; /* To be filled in by loader */ + enable-method =3D "spin-table"; + device_type =3D "cpu"; + }; + + cpu2: cpu@2 { + compatible =3D "apple,typhoon"; + reg =3D <0x0 0x2>; + cpu-release-addr =3D <0 0>; /* To be filled by loader */ + enable-method =3D "spin-table"; + device_type =3D "cpu"; + }; + }; + + memory@800000000 { + device_type =3D "memory"; + reg =3D <0x8 0 0 0>; /* To be filled in by loader */ + }; + + reserved-memory { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + /* + * The bootloader reserves a region for the (varying-address, depending + * on what FW your device runs AND model) framebuffer under this node. + */ + }; + + soc { + compatible =3D "simple-bus"; + #address-cells =3D <2>; + #size-cells =3D <2>; + nonposted-mmio; + ranges; + + serial0: serial@20a0c0000 { + compatible =3D "apple,s5l-uart"; + reg =3D <0x2 0x0a0c0000 0x0 0x4000>; + reg-io-width =3D <4>; + interrupt-parent =3D <&aic>; + interrupts =3D ; + /* Use the bootloader-enabled clocks for now. */ + clocks =3D <&clkref>, <&clkref>; + clock-names =3D "uart", "clk_uart_baud0"; + status =3D "disabled"; + }; + + wdt: watchdog@20e027000 { + compatible =3D "apple,t7000-wdt", "apple,wdt"; + reg =3D <0x2 0x0e027000 0x0 0x1000>; + clocks =3D <&clkref>; + interrupt-parent =3D <&aic>; + interrupts =3D ; + }; + + aic: interrupt-controller@20e100000 { + compatible =3D "apple,t7000-aic", "apple,aic"; + reg =3D <0x2 0x0e100000 0x0 0x100000>; + #interrupt-cells =3D <3>; + interrupt-controller; + }; + + pinctrl: pinctrl@20e300000 { + compatible =3D "apple,t7000-pinctrl", "apple,pinctrl"; + reg =3D <0x2 0x0e300000 0x0 0x100000>; + + gpio-controller; + #gpio-cells =3D <2>; + gpio-ranges =3D <&pinctrl 0 0 184>; + apple,npins =3D <184>; + + interrupt-controller; + #interrupt-cells =3D <2>; + interrupt-parent =3D <&aic>; + interrupts =3D , + , + , + , + , + , + ; + }; + }; + + timer { + compatible =3D "arm,armv8-timer"; + interrupt-parent =3D <&aic>; + interrupt-names =3D "phys", "virt"; + /* Note that A8X doesn't actually have a hypervisor (EL2 is not implemen= ted). */ + interrupts =3D , + ; + }; +}; --=20 2.46.0