From nobody Sat Nov 30 07:25:27 2024 Received: from smtp-out2.suse.de (smtp-out2.suse.de [195.135.223.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AD26319994F; Tue, 10 Sep 2024 15:19:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=195.135.223.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725981554; cv=none; b=SI9gtVxO8J7VCGNMBpQNrpWV8pNuKVO115T5NpH4aFHOuemetwaE4K6YWc8vJYkeo9Zwop1+eLdog7BLyedsefnOEP536sNCO3LMqNRqYJvxdsXKEkKvqbrKNvG9ktsW/sXfgNqDKKGD5zUeC6k39qpz7Drj4J2DRdrgHaykSOk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725981554; c=relaxed/simple; bh=FlWzX9CLTdiW0BBba8Bd2wSYtvXb+dYpVQ1qF+i3HOg=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=hPptay/JLFIZXwDg0EQL3e43/bo0tOV4Om7047GEFYzM+7jLaY1cizCMAr0GzTqWvawm1fi1TDRztdc2anRTp74QeVDeZuqzG2jSyauqswuZhm5psZMhvPLKalFOqRSC40a+gkGtmlXE6FVfhm7pPfZvVjVswWYTBSE9G5R5phY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=suse.de; spf=pass smtp.mailfrom=suse.de; dkim=pass (1024-bit key) header.d=suse.de header.i=@suse.de header.b=UthZWKc+; dkim=permerror (0-bit key) header.d=suse.de header.i=@suse.de header.b=dnWE397o; dkim=pass (1024-bit key) header.d=suse.de header.i=@suse.de header.b=UthZWKc+; dkim=permerror (0-bit key) header.d=suse.de header.i=@suse.de header.b=dnWE397o; arc=none smtp.client-ip=195.135.223.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=suse.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=suse.de Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=suse.de header.i=@suse.de header.b="UthZWKc+"; dkim=permerror (0-bit key) header.d=suse.de header.i=@suse.de header.b="dnWE397o"; dkim=pass (1024-bit key) header.d=suse.de header.i=@suse.de header.b="UthZWKc+"; dkim=permerror (0-bit key) header.d=suse.de header.i=@suse.de header.b="dnWE397o" Received: from imap1.dmz-prg2.suse.org (unknown [10.150.64.97]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) by smtp-out2.suse.de (Postfix) with ESMTPS id BED381F7D4; Tue, 10 Sep 2024 15:19:10 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=suse.de; s=susede2_rsa; t=1725981550; h=from:from:reply-to:date:date:message-id:message-id:to:to:cc:cc: mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=LCSgmZA01tHhKsv+TFvFXr+5EZOzTQmEgzfpPMn1+tk=; b=UthZWKc+Fh7D2RKZRV4ApoY5qSY70e9y52aq8t5itKFkUrllZbMB/Ri+CgdoMriYwUXx2h uXT1HtHCi1PScpJS5SBA/E64HTIFWaJ3NegB08w4f2s+lYH07mYfcxGq6utbzEGgBGgOCR 0CAXS1pAF08y3mFK1CUGQ9j2MyVgszg= DKIM-Signature: v=1; a=ed25519-sha256; c=relaxed/relaxed; d=suse.de; s=susede2_ed25519; t=1725981550; h=from:from:reply-to:date:date:message-id:message-id:to:to:cc:cc: mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=LCSgmZA01tHhKsv+TFvFXr+5EZOzTQmEgzfpPMn1+tk=; b=dnWE397oo2RE7LevWOo3qWlXJeUWyzLkepSXq9wlR3ZpQ71fvsvTdyIWXskDjYTT/Xpyw9 PacHwZV036hLeTBQ== Authentication-Results: smtp-out2.suse.de; none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=suse.de; s=susede2_rsa; t=1725981550; h=from:from:reply-to:date:date:message-id:message-id:to:to:cc:cc: mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=LCSgmZA01tHhKsv+TFvFXr+5EZOzTQmEgzfpPMn1+tk=; b=UthZWKc+Fh7D2RKZRV4ApoY5qSY70e9y52aq8t5itKFkUrllZbMB/Ri+CgdoMriYwUXx2h uXT1HtHCi1PScpJS5SBA/E64HTIFWaJ3NegB08w4f2s+lYH07mYfcxGq6utbzEGgBGgOCR 0CAXS1pAF08y3mFK1CUGQ9j2MyVgszg= DKIM-Signature: v=1; a=ed25519-sha256; c=relaxed/relaxed; d=suse.de; s=susede2_ed25519; t=1725981550; h=from:from:reply-to:date:date:message-id:message-id:to:to:cc:cc: mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=LCSgmZA01tHhKsv+TFvFXr+5EZOzTQmEgzfpPMn1+tk=; b=dnWE397oo2RE7LevWOo3qWlXJeUWyzLkepSXq9wlR3ZpQ71fvsvTdyIWXskDjYTT/Xpyw9 PacHwZV036hLeTBQ== Received: from imap1.dmz-prg2.suse.org (localhost [127.0.0.1]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) by imap1.dmz-prg2.suse.org (Postfix) with ESMTPS id C1C5713A8F; Tue, 10 Sep 2024 15:19:09 +0000 (UTC) Received: from dovecot-director2.suse.de ([2a07:de40:b281:106:10:150:64:167]) by imap1.dmz-prg2.suse.org with ESMTPSA id ICzILG1j4GaxQgAAD6G6ig (envelope-from ); Tue, 10 Sep 2024 15:19:09 +0000 From: Stanimir Varbanov To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rpi-kernel@lists.infradead.org, linux-pci@vger.kernel.org, Broadcom internal kernel review list Cc: Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Florian Fainelli , Jim Quinlan , Nicolas Saenz Julienne , Bjorn Helgaas , Lorenzo Pieralisi , kw@linux.com, Philipp Zabel , Andrea della Porta , Phil Elwell , Jonathan Bell , Stanimir Varbanov Subject: [PATCH v2 -next 01/11] dt-bindings: interrupt-controller: Add bcm2712 MSI-X DT bindings Date: Tue, 10 Sep 2024 18:18:35 +0300 Message-ID: <20240910151845.17308-2-svarbanov@suse.de> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240910151845.17308-1-svarbanov@suse.de> References: <20240910151845.17308-1-svarbanov@suse.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Spam-Level: X-Spamd-Result: default: False [-5.30 / 50.00]; REPLY(-4.00)[]; BAYES_HAM(-3.00)[100.00%]; SUSPICIOUS_RECIPS(1.50)[]; MID_CONTAINS_FROM(1.00)[]; NEURAL_HAM_LONG(-1.00)[-1.000]; R_MISSING_CHARSET(0.50)[]; NEURAL_HAM_SHORT(-0.20)[-0.999]; MIME_GOOD(-0.10)[text/plain]; ARC_NA(0.00)[]; RCVD_VIA_SMTP_AUTH(0.00)[]; TAGGED_RCPT(0.00)[dt]; TO_MATCH_ENVRCPT_ALL(0.00)[]; RCPT_COUNT_TWELVE(0.00)[21]; MIME_TRACE(0.00)[0:+]; TO_DN_SOME(0.00)[]; FROM_EQ_ENVFROM(0.00)[]; FREEMAIL_CC(0.00)[linutronix.de,kernel.org,broadcom.com,gmail.com,google.com,linux.com,pengutronix.de,suse.com,raspberrypi.com,suse.de]; FROM_HAS_DN(0.00)[]; DBL_BLOCKED_OPENRESOLVER(0.00)[imap1.dmz-prg2.suse.org:helo,suse.de:email,suse.de:mid]; RCVD_COUNT_TWO(0.00)[2]; RCVD_TLS_ALL(0.00)[]; DKIM_SIGNED(0.00)[suse.de:s=susede2_rsa,suse.de:s=susede2_ed25519]; R_RATELIMIT(0.00)[to_ip_from(RL7mwea5a3cdyragbzqhrtit3y)]; FUZZY_BLOCKED(0.00)[rspamd.com]; FREEMAIL_ENVRCPT(0.00)[gmail.com] X-Spam-Score: -5.30 X-Spam-Flag: NO Content-Type: text/plain; charset="utf-8" Adds DT bindings for bcm2712 MSI-X interrupt peripheral controller. Signed-off-by: Stanimir Varbanov --- .../brcm,bcm2712-msix.yaml | 69 +++++++++++++++++++ 1 file changed, 69 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/= brcm,bcm2712-msix.yaml diff --git a/Documentation/devicetree/bindings/interrupt-controller/brcm,bc= m2712-msix.yaml b/Documentation/devicetree/bindings/interrupt-controller/br= cm,bcm2712-msix.yaml new file mode 100644 index 000000000000..2b53dfa7c25e --- /dev/null +++ b/Documentation/devicetree/bindings/interrupt-controller/brcm,bcm2712-m= six.yaml @@ -0,0 +1,69 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/interrupt-controller/brcm,bcm2712-msix.= yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Broadcom bcm2712 MSI-X Interrupt Peripheral support + +maintainers: + - Stanimir Varbanov + +description: > + This interrupt controller is used to provide interrupt vectors to the + generic interrupt controller (GIC) on bcm2712. It will be used as + external MSI-X controller for PCIe root complex. + +allOf: + - $ref: /schemas/interrupt-controller/msi-controller.yaml# + +properties: + compatible: + const: brcm,bcm2712-mip + + reg: + items: + - description: base registers address + - description: pcie message address + + interrupt-controller: true + + "#interrupt-cells": + const: 2 + + msi-controller: true + + "#msi-cells": + enum: [0] + + msi-ranges: true + +additionalProperties: false + +required: + - compatible + - reg + - interrupt-controller + - "#interrupt-cells" + - msi-controller + - msi-ranges + +examples: + - | + #include + + axi { + #address-cells =3D <2>; + #size-cells =3D <2>; + + msi-controller@1000130000 { + compatible =3D "brcm,bcm2712-mip"; + reg =3D <0x10 0x00130000 0x00 0xc0>, + <0xff 0xfffff000 0x00 0x1000>; + msi-controller; + #msi-cells =3D <0>; + interrupt-controller; + #interrupt-cells =3D <2>; + msi-ranges =3D <&gicv2 GIC_SPI 128 IRQ_TYPE_EDGE_RISING 64>; + }; + }; --=20 2.35.3 From nobody Sat Nov 30 07:25:27 2024 Received: from smtp-out1.suse.de (smtp-out1.suse.de [195.135.223.130]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9EE4A19A281; Tue, 10 Sep 2024 15:19:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=195.135.223.130 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725981555; cv=none; b=DvVRaHLzy/1TldRp6hh5UG1MA8mCaB7j78CgMn+CTQqlFpaLTpUW+nrUQQkwV+HkNFWnlogJwGP2wap7lT7eF8ta2Dp9lYfKCawyYiPJUHSDXAaUUMzglxNnFN3NshhzqRE7S1ku+IG/xNtPyQnhVlS1MMmtXwxCL7A6h5Gs0bE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725981555; c=relaxed/simple; bh=tnmAHraBz7DXql2Dep8p38gxiS23TG/acX3oHeeHkUs=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=JMmbFec+Dar/2zOU/ayitjOGn82d2z46g5OOJW6XcdTdo6pDLr0u9prLpPShNwSDi5Yz1r69KBO1ehOUTKlKy5rzXK37tmmvYaoo9E2GNjYXXZH5GkWD9nUfoJglMohPqktoV/efAXd+Ulhv32BhgPc6K7OUPRJvPO4TaWP03YM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=suse.de; spf=pass smtp.mailfrom=suse.de; dkim=pass (1024-bit key) header.d=suse.de header.i=@suse.de header.b=EQlzWIm7; dkim=permerror (0-bit key) header.d=suse.de header.i=@suse.de header.b=c4JQPPMV; dkim=pass (1024-bit key) header.d=suse.de header.i=@suse.de header.b=EQlzWIm7; dkim=permerror (0-bit key) header.d=suse.de header.i=@suse.de header.b=c4JQPPMV; arc=none smtp.client-ip=195.135.223.130 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=suse.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=suse.de Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=suse.de header.i=@suse.de header.b="EQlzWIm7"; dkim=permerror (0-bit key) header.d=suse.de header.i=@suse.de header.b="c4JQPPMV"; dkim=pass (1024-bit key) header.d=suse.de header.i=@suse.de header.b="EQlzWIm7"; dkim=permerror (0-bit key) header.d=suse.de header.i=@suse.de header.b="c4JQPPMV" Received: from imap1.dmz-prg2.suse.org (unknown [10.150.64.97]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) by smtp-out1.suse.de (Postfix) with ESMTPS id E6BFD21A6B; Tue, 10 Sep 2024 15:19:11 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=suse.de; s=susede2_rsa; t=1725981551; h=from:from:reply-to:date:date:message-id:message-id:to:to:cc:cc: mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=Efz77gXm529lOs44OVX4rlEWpjKnY8UZXJfvqeInf1I=; b=EQlzWIm7eqMXMcynOZO9Tt0Ofp8E+hwJy5IYLnWhczjn2F5Hat9aunxC27s/XWFSO3CjWU 0eA8KRoNme3BfVOpK7DvBUwfgwPYmX40exMRqLkZsuupH8ycIi5NKeNsMaZ6B+Os/TuzUx 4Jh55cxXamAGfev8VKV29ImfpjFS8ao= DKIM-Signature: v=1; a=ed25519-sha256; c=relaxed/relaxed; d=suse.de; s=susede2_ed25519; t=1725981551; h=from:from:reply-to:date:date:message-id:message-id:to:to:cc:cc: mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=Efz77gXm529lOs44OVX4rlEWpjKnY8UZXJfvqeInf1I=; b=c4JQPPMVYIyAKUAhicop1mVx6RZ3zKA2sDz8aCugjEFxOicLXsgtnNuE9Uvvo1fC15dgzB iRE0eH65g8GIJtDA== Authentication-Results: smtp-out1.suse.de; none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=suse.de; s=susede2_rsa; t=1725981551; h=from:from:reply-to:date:date:message-id:message-id:to:to:cc:cc: mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=Efz77gXm529lOs44OVX4rlEWpjKnY8UZXJfvqeInf1I=; b=EQlzWIm7eqMXMcynOZO9Tt0Ofp8E+hwJy5IYLnWhczjn2F5Hat9aunxC27s/XWFSO3CjWU 0eA8KRoNme3BfVOpK7DvBUwfgwPYmX40exMRqLkZsuupH8ycIi5NKeNsMaZ6B+Os/TuzUx 4Jh55cxXamAGfev8VKV29ImfpjFS8ao= DKIM-Signature: v=1; a=ed25519-sha256; c=relaxed/relaxed; d=suse.de; s=susede2_ed25519; t=1725981551; h=from:from:reply-to:date:date:message-id:message-id:to:to:cc:cc: mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=Efz77gXm529lOs44OVX4rlEWpjKnY8UZXJfvqeInf1I=; b=c4JQPPMVYIyAKUAhicop1mVx6RZ3zKA2sDz8aCugjEFxOicLXsgtnNuE9Uvvo1fC15dgzB iRE0eH65g8GIJtDA== Received: from imap1.dmz-prg2.suse.org (localhost [127.0.0.1]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) by imap1.dmz-prg2.suse.org (Postfix) with ESMTPS id CF52513A3A; Tue, 10 Sep 2024 15:19:10 +0000 (UTC) Received: from dovecot-director2.suse.de ([2a07:de40:b281:106:10:150:64:167]) by imap1.dmz-prg2.suse.org with ESMTPSA id iCTsL25j4GaxQgAAD6G6ig (envelope-from ); Tue, 10 Sep 2024 15:19:10 +0000 From: Stanimir Varbanov To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rpi-kernel@lists.infradead.org, linux-pci@vger.kernel.org, Broadcom internal kernel review list Cc: Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Florian Fainelli , Jim Quinlan , Nicolas Saenz Julienne , Bjorn Helgaas , Lorenzo Pieralisi , kw@linux.com, Philipp Zabel , Andrea della Porta , Phil Elwell , Jonathan Bell , Stanimir Varbanov Subject: [PATCH v2 -next 02/11] dt-bindings: PCI: brcmstb: Update bindings for PCIe on bcm2712 Date: Tue, 10 Sep 2024 18:18:36 +0300 Message-ID: <20240910151845.17308-3-svarbanov@suse.de> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240910151845.17308-1-svarbanov@suse.de> References: <20240910151845.17308-1-svarbanov@suse.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Spam-Score: -5.30 X-Spamd-Result: default: False [-5.30 / 50.00]; REPLY(-4.00)[]; BAYES_HAM(-3.00)[100.00%]; SUSPICIOUS_RECIPS(1.50)[]; MID_CONTAINS_FROM(1.00)[]; NEURAL_HAM_LONG(-1.00)[-1.000]; R_MISSING_CHARSET(0.50)[]; NEURAL_HAM_SHORT(-0.20)[-0.999]; MIME_GOOD(-0.10)[text/plain]; ARC_NA(0.00)[]; RCVD_VIA_SMTP_AUTH(0.00)[]; TAGGED_RCPT(0.00)[dt]; TO_MATCH_ENVRCPT_ALL(0.00)[]; RCPT_COUNT_TWELVE(0.00)[21]; MIME_TRACE(0.00)[0:+]; TO_DN_SOME(0.00)[]; FROM_EQ_ENVFROM(0.00)[]; FREEMAIL_CC(0.00)[linutronix.de,kernel.org,broadcom.com,gmail.com,google.com,linux.com,pengutronix.de,suse.com,raspberrypi.com,suse.de]; FROM_HAS_DN(0.00)[]; DBL_BLOCKED_OPENRESOLVER(0.00)[imap1.dmz-prg2.suse.org:helo,suse.de:mid,suse.de:email]; RCVD_COUNT_TWO(0.00)[2]; RCVD_TLS_ALL(0.00)[]; DKIM_SIGNED(0.00)[suse.de:s=susede2_rsa,suse.de:s=susede2_ed25519]; R_RATELIMIT(0.00)[to_ip_from(RL7mwea5a3cdyragbzqhrtit3y)]; FUZZY_BLOCKED(0.00)[rspamd.com]; FREEMAIL_ENVRCPT(0.00)[gmail.com] X-Spam-Flag: NO X-Spam-Level: Content-Type: text/plain; charset="utf-8" Update brcmstb PCIe controller bindings with bcm2712 compatible and add new resets. Signed-off-by: Stanimir Varbanov Acked-by: Rob Herring (Arm) Reviewed-by: Florian Fainelli --- Documentation/devicetree/bindings/pci/brcm,stb-pcie.yaml | 5 ++++- 1 file changed, 4 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/pci/brcm,stb-pcie.yaml b/Doc= umentation/devicetree/bindings/pci/brcm,stb-pcie.yaml index 0925c520195a..8517dd9510ef 100644 --- a/Documentation/devicetree/bindings/pci/brcm,stb-pcie.yaml +++ b/Documentation/devicetree/bindings/pci/brcm,stb-pcie.yaml @@ -14,6 +14,7 @@ properties: items: - enum: - brcm,bcm2711-pcie # The Raspberry Pi 4 + - brcm,bcm2712-pcie # Raspberry Pi 5 - brcm,bcm4908-pcie - brcm,bcm7211-pcie # Broadcom STB version of RPi4 - brcm,bcm7216-pcie # Broadcom 7216 Arm @@ -158,7 +159,9 @@ allOf: properties: compatible: contains: - const: brcm,bcm7712-pcie + enum: + - brcm,bcm7712-pcie + - brcm,bcm2712-pcie then: properties: resets: --=20 2.35.3 From nobody Sat Nov 30 07:25:27 2024 Received: from smtp-out2.suse.de (smtp-out2.suse.de [195.135.223.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2665919FA8A; Tue, 10 Sep 2024 15:19:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=195.135.223.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725981557; cv=none; b=b6RR8nznG2Om4RwoAJQmgym2iZdk/T3Ki+Y2gfM17/bF8oM5oli/k1/kVEQ6fgqbgjFtT5vN8iK1KKYTv/bm0fYSDqFvDv0AwFfKQ3laf3JEAHU/iPw8ZxSFryXGt/Z6+sjKlZegiY2CDUNW6tlZ5Ohc6kv5Xp5fOiACXllMQVc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725981557; c=relaxed/simple; bh=Ef7oXx12PFcSj7Towrr9tPXWNc3ZBCDOR7TkXidjhOw=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Gpa0qp56A/IEszuykQxg3h2SSUQhdrJx4vjmJKJt2But5p47CXFLQth4osUfby44Bu320qSD1qH5QibI0fq3cTuMYPzOdJpAD86AqlMYX8JvNDtN4mGRbHLprLWIsiJbvmk5MaC5RLbUhKRVta0WDmyYwca8aBeAYVIwRjSe8Gs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=suse.de; spf=pass smtp.mailfrom=suse.de; dkim=pass (1024-bit key) header.d=suse.de header.i=@suse.de header.b=uqmjhRB7; dkim=permerror (0-bit key) header.d=suse.de header.i=@suse.de header.b=dPpx8Yq7; dkim=pass (1024-bit key) header.d=suse.de header.i=@suse.de header.b=uqmjhRB7; dkim=permerror (0-bit key) header.d=suse.de header.i=@suse.de header.b=dPpx8Yq7; arc=none smtp.client-ip=195.135.223.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=suse.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=suse.de Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=suse.de header.i=@suse.de header.b="uqmjhRB7"; dkim=permerror (0-bit key) header.d=suse.de header.i=@suse.de header.b="dPpx8Yq7"; dkim=pass (1024-bit key) header.d=suse.de header.i=@suse.de header.b="uqmjhRB7"; dkim=permerror (0-bit key) header.d=suse.de header.i=@suse.de header.b="dPpx8Yq7" Received: from imap1.dmz-prg2.suse.org (unknown [10.150.64.97]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) by smtp-out2.suse.de (Postfix) with ESMTPS id 1DD251F820; Tue, 10 Sep 2024 15:19:13 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=suse.de; s=susede2_rsa; t=1725981553; h=from:from:reply-to:date:date:message-id:message-id:to:to:cc:cc: mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=UMmWmlRnQQ1iT07I1UqpVQcIMEgTEWsT4x4sI91NHLs=; b=uqmjhRB7WiBsXY/QoSuvc5TqFwFuMv0cOnXM7TPHd9inV8hA7nhqNwbvjibK25VRWCzTPV 11EBiVMQWj/ORxdcGrBXvbDUZN8bx1/j1JMJNakPGMK4SCzrYVxfrGGRwKvRr13OqTTA18 E1WB65rQOAqFuD27n9a7qQHIGoWUYjg= DKIM-Signature: v=1; a=ed25519-sha256; c=relaxed/relaxed; d=suse.de; s=susede2_ed25519; t=1725981553; h=from:from:reply-to:date:date:message-id:message-id:to:to:cc:cc: mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=UMmWmlRnQQ1iT07I1UqpVQcIMEgTEWsT4x4sI91NHLs=; b=dPpx8Yq7RqBAruDX8rXSroY1gXZcgXL3dXpsHfpjXIHDT71zKnLQ1eL95wNq4yqyRpToYT tDA67EOp7dyDfGAw== Authentication-Results: smtp-out2.suse.de; none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=suse.de; s=susede2_rsa; t=1725981553; h=from:from:reply-to:date:date:message-id:message-id:to:to:cc:cc: mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=UMmWmlRnQQ1iT07I1UqpVQcIMEgTEWsT4x4sI91NHLs=; b=uqmjhRB7WiBsXY/QoSuvc5TqFwFuMv0cOnXM7TPHd9inV8hA7nhqNwbvjibK25VRWCzTPV 11EBiVMQWj/ORxdcGrBXvbDUZN8bx1/j1JMJNakPGMK4SCzrYVxfrGGRwKvRr13OqTTA18 E1WB65rQOAqFuD27n9a7qQHIGoWUYjg= DKIM-Signature: v=1; a=ed25519-sha256; c=relaxed/relaxed; d=suse.de; s=susede2_ed25519; t=1725981553; h=from:from:reply-to:date:date:message-id:message-id:to:to:cc:cc: mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=UMmWmlRnQQ1iT07I1UqpVQcIMEgTEWsT4x4sI91NHLs=; b=dPpx8Yq7RqBAruDX8rXSroY1gXZcgXL3dXpsHfpjXIHDT71zKnLQ1eL95wNq4yqyRpToYT tDA67EOp7dyDfGAw== Received: from imap1.dmz-prg2.suse.org (localhost [127.0.0.1]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) by imap1.dmz-prg2.suse.org (Postfix) with ESMTPS id F247813A8F; Tue, 10 Sep 2024 15:19:11 +0000 (UTC) Received: from dovecot-director2.suse.de ([2a07:de40:b281:106:10:150:64:167]) by imap1.dmz-prg2.suse.org with ESMTPSA id ANeVOG9j4GaxQgAAD6G6ig (envelope-from ); Tue, 10 Sep 2024 15:19:11 +0000 From: Stanimir Varbanov To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rpi-kernel@lists.infradead.org, linux-pci@vger.kernel.org, Broadcom internal kernel review list Cc: Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Florian Fainelli , Jim Quinlan , Nicolas Saenz Julienne , Bjorn Helgaas , Lorenzo Pieralisi , kw@linux.com, Philipp Zabel , Andrea della Porta , Phil Elwell , Jonathan Bell , Stanimir Varbanov Subject: [PATCH v2 -next 03/11] irqchip: mip: Add Broadcom bcm2712 MSI-X interrupt controller Date: Tue, 10 Sep 2024 18:18:37 +0300 Message-ID: <20240910151845.17308-4-svarbanov@suse.de> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240910151845.17308-1-svarbanov@suse.de> References: <20240910151845.17308-1-svarbanov@suse.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Spam-Level: X-Spamd-Result: default: False [-5.30 / 50.00]; REPLY(-4.00)[]; BAYES_HAM(-3.00)[100.00%]; SUSPICIOUS_RECIPS(1.50)[]; MID_CONTAINS_FROM(1.00)[]; NEURAL_HAM_LONG(-1.00)[-1.000]; R_MISSING_CHARSET(0.50)[]; NEURAL_HAM_SHORT(-0.20)[-1.000]; MIME_GOOD(-0.10)[text/plain]; ARC_NA(0.00)[]; RCVD_VIA_SMTP_AUTH(0.00)[]; TAGGED_RCPT(0.00)[dt]; TO_MATCH_ENVRCPT_ALL(0.00)[]; RCPT_COUNT_TWELVE(0.00)[21]; MIME_TRACE(0.00)[0:+]; TO_DN_SOME(0.00)[]; FROM_EQ_ENVFROM(0.00)[]; FREEMAIL_CC(0.00)[linutronix.de,kernel.org,broadcom.com,gmail.com,google.com,linux.com,pengutronix.de,suse.com,raspberrypi.com,suse.de]; FROM_HAS_DN(0.00)[]; DBL_BLOCKED_OPENRESOLVER(0.00)[suse.de:email,suse.de:mid,imap1.dmz-prg2.suse.org:helo]; RCVD_COUNT_TWO(0.00)[2]; RCVD_TLS_ALL(0.00)[]; DKIM_SIGNED(0.00)[suse.de:s=susede2_rsa,suse.de:s=susede2_ed25519]; R_RATELIMIT(0.00)[to_ip_from(RL7mwea5a3cdyragbzqhrtit3y)]; FUZZY_BLOCKED(0.00)[rspamd.com]; FREEMAIL_ENVRCPT(0.00)[gmail.com] X-Spam-Score: -5.30 X-Spam-Flag: NO Content-Type: text/plain; charset="utf-8" Add an interrupt controller driver for MSI-X Interrupt Peripheral (MIP) hardware block found in bcm2712. The interrupt controller is used to handle MSI-X interrupts from peripherials behind PCIe endpoints like RP1 south bridge found in RPi5. There are two MIPs on bcm2712, the first has 64 consecutive SPIs assigned to 64 output vectors, and the second has 17 SPIs, but only 8 of them are consecutive starting at the 8th output vector. Signed-off-by: Stanimir Varbanov --- drivers/irqchip/Kconfig | 12 ++ drivers/irqchip/Makefile | 1 + drivers/irqchip/irq-bcm2712-mip.c | 310 ++++++++++++++++++++++++++++++ 3 files changed, 323 insertions(+) create mode 100644 drivers/irqchip/irq-bcm2712-mip.c diff --git a/drivers/irqchip/Kconfig b/drivers/irqchip/Kconfig index 341cd9ca5a05..49b18da4d237 100644 --- a/drivers/irqchip/Kconfig +++ b/drivers/irqchip/Kconfig @@ -116,6 +116,18 @@ config I8259 bool select IRQ_DOMAIN =20 +config BCM2712_MIP + bool "Broadcom BCM2712 MSI-X Interrupt Peripheral support" + depends on ARCH_BRCMSTB + default ARCH_BRCMSTB + depends on ARM_GIC + select GENERIC_IRQ_CHIP + select IRQ_DOMAIN + help + Enable support for the Broadcom BCM2712 MSI-X target peripheral + (MIP) needed by PCIe brcmstb to handle MSI-X interrupts on + Raspberry Pi 5. + config BCM6345_L1_IRQ bool select GENERIC_IRQ_CHIP diff --git a/drivers/irqchip/Makefile b/drivers/irqchip/Makefile index e3679ec2b9f7..a11307b1b610 100644 --- a/drivers/irqchip/Makefile +++ b/drivers/irqchip/Makefile @@ -62,6 +62,7 @@ obj-$(CONFIG_XTENSA_MX) +=3D irq-xtensa-mx.o obj-$(CONFIG_XILINX_INTC) +=3D irq-xilinx-intc.o obj-$(CONFIG_IRQ_CROSSBAR) +=3D irq-crossbar.o obj-$(CONFIG_SOC_VF610) +=3D irq-vf610-mscm-ir.o +obj-$(CONFIG_BCM2712_MIP) +=3D irq-bcm2712-mip.o obj-$(CONFIG_BCM6345_L1_IRQ) +=3D irq-bcm6345-l1.o obj-$(CONFIG_BCM7038_L1_IRQ) +=3D irq-bcm7038-l1.o obj-$(CONFIG_BCM7120_L2_IRQ) +=3D irq-bcm7120-l2.o diff --git a/drivers/irqchip/irq-bcm2712-mip.c b/drivers/irqchip/irq-bcm271= 2-mip.c new file mode 100644 index 000000000000..51323e8cbe97 --- /dev/null +++ b/drivers/irqchip/irq-bcm2712-mip.c @@ -0,0 +1,310 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (C) 2024 Raspberry Pi Ltd., All Rights Reserved. + * Copyright (c) 2024 SUSE + */ + +#include +#include +#include +#include +#include +#include + +#define MIP_INT_RAISE 0x00 +#define MIP_INT_CLEAR 0x10 +#define MIP_INT_CFGL_HOST 0x20 +#define MIP_INT_CFGH_HOST 0x30 +#define MIP_INT_MASKL_HOST 0x40 +#define MIP_INT_MASKH_HOST 0x50 +#define MIP_INT_MASKL_VPU 0x60 +#define MIP_INT_MASKH_VPU 0x70 +#define MIP_INT_STATUSL_HOST 0x80 +#define MIP_INT_STATUSH_HOST 0x90 +#define MIP_INT_STATUSL_VPU 0xa0 +#define MIP_INT_STATUSH_VPU 0xb0 + +struct mip_priv { + /* used to protect bitmap alloc/free */ + spinlock_t lock; + void __iomem *base; + u64 msg_addr; + u32 msi_base; + u32 num_msis; + unsigned long *bitmap; + struct irq_domain *parent; +}; + +static void mip_mask_msi_irq(struct irq_data *d) +{ + pci_msi_mask_irq(d); + irq_chip_mask_parent(d); +} + +static void mip_unmask_msi_irq(struct irq_data *d) +{ + pci_msi_unmask_irq(d); + irq_chip_unmask_parent(d); +} + +static struct irq_chip mip_msi_irq_chip =3D { + .name =3D "MIP-MSI", + .irq_unmask =3D mip_unmask_msi_irq, + .irq_mask =3D mip_mask_msi_irq, + .irq_eoi =3D irq_chip_eoi_parent, + .irq_set_affinity =3D irq_chip_set_affinity_parent, +}; + +static struct msi_domain_info mip_msi_domain_info =3D { + .flags =3D (MSI_FLAG_USE_DEF_DOM_OPS | MSI_FLAG_USE_DEF_CHIP_OPS | + MSI_FLAG_PCI_MSIX), + .chip =3D &mip_msi_irq_chip, +}; + +static void mip_compose_msi_msg(struct irq_data *d, struct msi_msg *msg) +{ + struct mip_priv *priv =3D irq_data_get_irq_chip_data(d); + + msg->address_hi =3D upper_32_bits(priv->msg_addr); + msg->address_lo =3D lower_32_bits(priv->msg_addr); + msg->data =3D d->hwirq; +} + +static struct irq_chip mip_middle_irq_chip =3D { + .name =3D "MIP", + .irq_mask =3D irq_chip_mask_parent, + .irq_unmask =3D irq_chip_unmask_parent, + .irq_eoi =3D irq_chip_eoi_parent, + .irq_set_affinity =3D irq_chip_set_affinity_parent, + .irq_set_type =3D irq_chip_set_type_parent, + .irq_compose_msi_msg =3D mip_compose_msi_msg, +}; + +static int mip_alloc_hwirq(struct mip_priv *priv, unsigned int nr_irqs, + unsigned int *hwirq) +{ + int bit; + + spin_lock(&priv->lock); + bit =3D bitmap_find_free_region(priv->bitmap, priv->num_msis, + ilog2(nr_irqs)); + spin_unlock(&priv->lock); + + if (bit < 0) + return bit; + + if (hwirq) + *hwirq =3D bit + priv->msi_base; + + return 0; +} + +static void mip_free_hwirq(struct mip_priv *priv, unsigned int hwirq, + unsigned int nr_irqs) +{ + unsigned int irq =3D hwirq - priv->msi_base; + + if (hwirq < priv->msi_base) { + pr_err("MIP: hwirq must be greater than %u\n", priv->msi_base); + return; + } + + spin_lock(&priv->lock); + bitmap_release_region(priv->bitmap, irq, ilog2(nr_irqs)); + spin_unlock(&priv->lock); +} + +static int mip_parent_domain_alloc(struct irq_domain *domain, unsigned int= virq, + int hwirq) +{ + struct irq_fwspec fwspec =3D {0}; + struct irq_data *irqd; + int ret; + + if (!is_of_node(domain->parent->fwnode)) + return -EINVAL; + + fwspec.fwnode =3D domain->parent->fwnode; + fwspec.param_count =3D 3; + fwspec.param[0] =3D 0; + fwspec.param[1] =3D hwirq; + fwspec.param[2] =3D IRQ_TYPE_EDGE_RISING; + + ret =3D irq_domain_alloc_irqs_parent(domain, virq, 1, &fwspec); + if (ret) + return ret; + + irqd =3D irq_domain_get_irq_data(domain->parent, virq); + if (irqd) + irqd->chip->irq_set_type(irqd, IRQ_TYPE_EDGE_RISING); + + return 0; +} + +static int mip_middle_domain_alloc(struct irq_domain *domain, unsigned int= virq, + unsigned int nr_irqs, void *arg) +{ + struct mip_priv *priv =3D domain->host_data; + struct irq_data *irqd; + unsigned int hwirq, i; + int ret; + + ret =3D mip_alloc_hwirq(priv, nr_irqs, &hwirq); + if (ret < 0) + return ret; + + for (i =3D 0; i < nr_irqs; i++) { + ret =3D mip_parent_domain_alloc(domain, virq + i, hwirq + i); + if (ret) + goto err_free; + + ret =3D irq_domain_set_hwirq_and_chip(domain, virq + i, hwirq + i, + &mip_middle_irq_chip, priv); + if (ret) + goto err_free; + + irqd =3D irq_domain_get_irq_data(domain->parent, virq + i); + if (irqd) { + irqd_set_single_target(irqd); + irqd_set_affinity_on_activate(irqd); + } + } + + return 0; + +err_free: + irq_domain_free_irqs_parent(domain, virq, i); + mip_free_hwirq(priv, hwirq, nr_irqs); + return ret; +} + +static void mip_middle_domain_free(struct irq_domain *domain, unsigned int= virq, + unsigned int nr_irqs) +{ + struct irq_data *irqd =3D irq_domain_get_irq_data(domain, virq); + struct mip_priv *priv; + + if (!irqd) + return; + + priv =3D irq_data_get_irq_chip_data(irqd); + irq_domain_free_irqs_parent(domain, virq, nr_irqs); + mip_free_hwirq(priv, irqd->hwirq, nr_irqs); +} + +static const struct irq_domain_ops mip_middle_domain_ops =3D { + .alloc =3D mip_middle_domain_alloc, + .free =3D mip_middle_domain_free, +}; + +static int mip_init_domains(struct mip_priv *priv, struct device_node *np) +{ + struct irq_domain *middle_domain, *msi_domain; + + middle_domain =3D irq_domain_add_hierarchy(priv->parent, 0, + priv->num_msis, np, + &mip_middle_domain_ops, + priv); + if (!middle_domain) + return -ENOMEM; + + msi_domain =3D pci_msi_create_irq_domain(of_node_to_fwnode(np), + &mip_msi_domain_info, + middle_domain); + if (!msi_domain) { + irq_domain_remove(middle_domain); + return -ENOMEM; + } + + return 0; +} + +static int mip_parse_dt(struct mip_priv *priv, struct device_node *np) +{ + struct of_phandle_args args; + u64 size; + int ret; + + ret =3D of_parse_phandle_with_args(np, "msi-ranges", "#interrupt-cells", + 0, &args); + if (ret) + return ret; + + ret =3D of_property_read_u32_index(np, "msi-ranges", args.args_count + 1, + &priv->num_msis); + if (ret) + goto err_put; + + ret =3D of_property_read_reg(np, 1, &priv->msg_addr, &size); + if (ret) + goto err_put; + + priv->msi_base =3D args.args[1]; + + priv->parent =3D irq_find_host(args.np); + if (!priv->parent) + ret =3D -EINVAL; + +err_put: + of_node_put(args.np); + return ret; +} + +static int __init mip_of_msi_init(struct device_node *node, + struct device_node *parent) +{ + struct mip_priv *priv; + int ret; + + priv =3D kzalloc(sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + spin_lock_init(&priv->lock); + + ret =3D mip_parse_dt(priv, node); + if (ret) + goto err_priv; + + priv->base =3D of_iomap(node, 0); + if (!priv->base) { + ret =3D -ENXIO; + goto err_priv; + } + + priv->bitmap =3D bitmap_zalloc(priv->num_msis, GFP_KERNEL); + if (!priv->bitmap) { + ret =3D -ENOMEM; + goto err_base; + } + + /* + * All MSI-X masked in for the host, masked out for the + * VPU, and edge-triggered. + */ + writel(0, priv->base + MIP_INT_MASKL_HOST); + writel(0, priv->base + MIP_INT_MASKH_HOST); + writel(~0, priv->base + MIP_INT_MASKL_VPU); + writel(~0, priv->base + MIP_INT_MASKH_VPU); + writel(~0, priv->base + MIP_INT_CFGL_HOST); + writel(~0, priv->base + MIP_INT_CFGH_HOST); + + ret =3D mip_init_domains(priv, node); + if (ret) + goto err_map; + + pr_info("MIP: registered %u MSI-X, starting at %u\n", priv->num_msis, + priv->msi_base); + + return 0; + +err_map: + bitmap_free(priv->bitmap); +err_base: + iounmap(priv->base); +err_priv: + kfree(priv); + return ret; +} + +IRQCHIP_DECLARE(bcm_mip, "brcm,bcm2712-mip", mip_of_msi_init); --=20 2.35.3 From nobody Sat Nov 30 07:25:27 2024 Received: from smtp-out2.suse.de (smtp-out2.suse.de [195.135.223.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0C8C61A0716; Tue, 10 Sep 2024 15:19:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=195.135.223.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725981557; cv=none; b=IoPqMwtcx6VeHWDlYWtADg14nL1zpwGMhy6qdXjTUdlDT4mOcMj7IGwNyQ9GUJeG9AkwfZfAzPccjwVCowSCCXuiaxQ6g3obtCf7ADMXUCj9qW2ddJW9KQYFO8jHPdPgbwXzmDlnP4zvPyNSgSl1lC3ENr2K1IqSx/7VBtGN+cI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725981557; c=relaxed/simple; bh=U2SQHCzaoBN4v5/+b3uQPsKCTTy1Y8wDEa99EVEFCSk=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=rOVM4QDkJVN6y8/tk5fs+/DoNs9WZjnJLby2BKOzHVMMgNBP3FSt86CBBgS4U4oGzwZ6iZOtMJMqu4nl9PkzyiZkl2kFPMXKPCIV98ijG9DbPKJxecF34g5idcAy4AyptWeJC0UG13PJClcjgmobnvbDWqP51es03iEvDJUoqT8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=suse.de; spf=pass smtp.mailfrom=suse.de; dkim=pass (1024-bit key) header.d=suse.de header.i=@suse.de header.b=UOqhgQf4; dkim=permerror (0-bit key) header.d=suse.de header.i=@suse.de header.b=uhR9wR6g; dkim=pass (1024-bit key) header.d=suse.de header.i=@suse.de header.b=UOqhgQf4; dkim=permerror (0-bit key) header.d=suse.de header.i=@suse.de header.b=uhR9wR6g; arc=none smtp.client-ip=195.135.223.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=suse.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=suse.de Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=suse.de header.i=@suse.de header.b="UOqhgQf4"; dkim=permerror (0-bit key) header.d=suse.de header.i=@suse.de header.b="uhR9wR6g"; dkim=pass (1024-bit key) header.d=suse.de header.i=@suse.de header.b="UOqhgQf4"; dkim=permerror (0-bit key) header.d=suse.de header.i=@suse.de header.b="uhR9wR6g" Received: from imap1.dmz-prg2.suse.org (unknown [10.150.64.97]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) by smtp-out2.suse.de (Postfix) with ESMTPS id 362981F816; Tue, 10 Sep 2024 15:19:14 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=suse.de; s=susede2_rsa; t=1725981554; h=from:from:reply-to:date:date:message-id:message-id:to:to:cc:cc: mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=3JVW0eDFfLn8UMgWcFH8erolloTSfw6YGqZnhxMNZ7Q=; b=UOqhgQf4q7nZrfGLpQF900OCMUBWluNTS91houyveAjIk6+fA7BdMXwbXkva/yWms2ZfAy TtbepcTYiFb2ZPzZJFIihmFqTiEAlbNBGF5HOikLeF79a5D6QcpgkTYiDYTGCCkIfkD74z yavoF3VnnmZ8dS93LyjJ/edcBz7mIv8= DKIM-Signature: v=1; a=ed25519-sha256; c=relaxed/relaxed; d=suse.de; s=susede2_ed25519; t=1725981554; h=from:from:reply-to:date:date:message-id:message-id:to:to:cc:cc: mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=3JVW0eDFfLn8UMgWcFH8erolloTSfw6YGqZnhxMNZ7Q=; b=uhR9wR6gEIzQdx4/iE/JWUGSQW1AUfYcG99jFKQG7/Ww8jds4IgofFNI7J2zhSlOW/YvjF mWvSaj4LLLOuwABA== Authentication-Results: smtp-out2.suse.de; none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=suse.de; s=susede2_rsa; t=1725981554; h=from:from:reply-to:date:date:message-id:message-id:to:to:cc:cc: mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=3JVW0eDFfLn8UMgWcFH8erolloTSfw6YGqZnhxMNZ7Q=; b=UOqhgQf4q7nZrfGLpQF900OCMUBWluNTS91houyveAjIk6+fA7BdMXwbXkva/yWms2ZfAy TtbepcTYiFb2ZPzZJFIihmFqTiEAlbNBGF5HOikLeF79a5D6QcpgkTYiDYTGCCkIfkD74z yavoF3VnnmZ8dS93LyjJ/edcBz7mIv8= DKIM-Signature: v=1; a=ed25519-sha256; c=relaxed/relaxed; d=suse.de; s=susede2_ed25519; t=1725981554; h=from:from:reply-to:date:date:message-id:message-id:to:to:cc:cc: mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=3JVW0eDFfLn8UMgWcFH8erolloTSfw6YGqZnhxMNZ7Q=; b=uhR9wR6gEIzQdx4/iE/JWUGSQW1AUfYcG99jFKQG7/Ww8jds4IgofFNI7J2zhSlOW/YvjF mWvSaj4LLLOuwABA== Received: from imap1.dmz-prg2.suse.org (localhost [127.0.0.1]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) by imap1.dmz-prg2.suse.org (Postfix) with ESMTPS id 2BA2A13A3A; Tue, 10 Sep 2024 15:19:13 +0000 (UTC) Received: from dovecot-director2.suse.de ([2a07:de40:b281:106:10:150:64:167]) by imap1.dmz-prg2.suse.org with ESMTPSA id cDXLB3Fj4GaxQgAAD6G6ig (envelope-from ); Tue, 10 Sep 2024 15:19:13 +0000 From: Stanimir Varbanov To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rpi-kernel@lists.infradead.org, linux-pci@vger.kernel.org, Broadcom internal kernel review list Cc: Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Florian Fainelli , Jim Quinlan , Nicolas Saenz Julienne , Bjorn Helgaas , Lorenzo Pieralisi , kw@linux.com, Philipp Zabel , Andrea della Porta , Phil Elwell , Jonathan Bell , Stanimir Varbanov Subject: [PATCH v2 -next 04/11] PCI: brcmstb: Expand inbound size calculation helper Date: Tue, 10 Sep 2024 18:18:38 +0300 Message-ID: <20240910151845.17308-5-svarbanov@suse.de> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240910151845.17308-1-svarbanov@suse.de> References: <20240910151845.17308-1-svarbanov@suse.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Spam-Level: X-Spamd-Result: default: False [-5.30 / 50.00]; REPLY(-4.00)[]; BAYES_HAM(-3.00)[100.00%]; SUSPICIOUS_RECIPS(1.50)[]; MID_CONTAINS_FROM(1.00)[]; NEURAL_HAM_LONG(-1.00)[-1.000]; R_MISSING_CHARSET(0.50)[]; NEURAL_HAM_SHORT(-0.20)[-0.999]; MIME_GOOD(-0.10)[text/plain]; ARC_NA(0.00)[]; RCVD_VIA_SMTP_AUTH(0.00)[]; TAGGED_RCPT(0.00)[dt]; TO_MATCH_ENVRCPT_ALL(0.00)[]; RCPT_COUNT_TWELVE(0.00)[21]; MIME_TRACE(0.00)[0:+]; TO_DN_SOME(0.00)[]; FROM_EQ_ENVFROM(0.00)[]; FREEMAIL_CC(0.00)[linutronix.de,kernel.org,broadcom.com,gmail.com,google.com,linux.com,pengutronix.de,suse.com,raspberrypi.com,suse.de]; FROM_HAS_DN(0.00)[]; DBL_BLOCKED_OPENRESOLVER(0.00)[suse.de:email,suse.de:mid,imap1.dmz-prg2.suse.org:helo]; RCVD_COUNT_TWO(0.00)[2]; RCVD_TLS_ALL(0.00)[]; DKIM_SIGNED(0.00)[suse.de:s=susede2_rsa,suse.de:s=susede2_ed25519]; R_RATELIMIT(0.00)[to_ip_from(RL7mwea5a3cdyragbzqhrtit3y)]; FUZZY_BLOCKED(0.00)[rspamd.com]; FREEMAIL_ENVRCPT(0.00)[gmail.com] X-Spam-Score: -5.30 X-Spam-Flag: NO Content-Type: text/plain; charset="utf-8" Expand the inbound size calculation in helper function up to 64GB. Signed-off-by: Stanimir Varbanov Reviewed-by: Florian Fainelli --- drivers/pci/controller/pcie-brcmstb.c | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/drivers/pci/controller/pcie-brcmstb.c b/drivers/pci/controller= /pcie-brcmstb.c index 29ad04f8d3f3..7bd85566c242 100644 --- a/drivers/pci/controller/pcie-brcmstb.c +++ b/drivers/pci/controller/pcie-brcmstb.c @@ -309,8 +309,8 @@ static int brcm_pcie_encode_ibar_size(u64 size) if (log2_in >=3D 12 && log2_in <=3D 15) /* Covers 4KB to 32KB (inclusive) */ return (log2_in - 12) + 0x1c; - else if (log2_in >=3D 16 && log2_in <=3D 35) - /* Covers 64KB to 32GB, (inclusive) */ + else if (log2_in >=3D 16 && log2_in <=3D 36) + /* Covers 64KB to 64GB, (inclusive) */ return log2_in - 15; /* Something is awry so disable */ return 0; --=20 2.35.3 From nobody Sat Nov 30 07:25:27 2024 Received: from smtp-out1.suse.de (smtp-out1.suse.de [195.135.223.130]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 375661A08CA; Tue, 10 Sep 2024 15:19:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=195.135.223.130 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725981558; cv=none; b=g6CpelKiN+iejXedxiaB6G0JpC1mDf0N7/GgxQakyBmn0TYcccURW0neOVWQKWtMN32zI7TqAaBUCc8m66S0Y/BuP1btWtk17VrWonDBRYWGW1phoPzrKsx7UtaL4d+7qq0lSCQPwqFwchNNxZ/NH9IcIPG2n80GE004qRmmaSQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725981558; c=relaxed/simple; bh=NP2Q1uIdeBH30H7m1V/AOLjL67bgpP3VmbetIr/QYOk=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=kzwpSsVTs5ixORWHCayWBP+5Y59Pi3BG07bYma9sGYYtAhOwfIhN/j5jZvxyOOLuQHcDfR271w02yoPDy5SzgOULo9vAuIOt66Hu0uHVUPmGT2Qd9xrD7ELbXRYgwuBXi0Qny0stl67d09unpMKsGUf66CEaalcBrgaPRH3sFyo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=suse.de; spf=pass smtp.mailfrom=suse.de; dkim=pass (1024-bit key) header.d=suse.de header.i=@suse.de header.b=lAPozrCA; dkim=permerror (0-bit key) header.d=suse.de header.i=@suse.de header.b=EyiFb4hk; dkim=pass (1024-bit key) header.d=suse.de header.i=@suse.de header.b=lAPozrCA; dkim=permerror (0-bit key) header.d=suse.de header.i=@suse.de header.b=EyiFb4hk; arc=none smtp.client-ip=195.135.223.130 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=suse.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=suse.de Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=suse.de header.i=@suse.de header.b="lAPozrCA"; dkim=permerror (0-bit key) header.d=suse.de header.i=@suse.de header.b="EyiFb4hk"; dkim=pass (1024-bit key) header.d=suse.de header.i=@suse.de header.b="lAPozrCA"; dkim=permerror (0-bit key) header.d=suse.de header.i=@suse.de header.b="EyiFb4hk" Received: from imap1.dmz-prg2.suse.org (unknown [10.150.64.97]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) by smtp-out1.suse.de (Postfix) with ESMTPS id 68E7521A61; Tue, 10 Sep 2024 15:19:15 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=suse.de; s=susede2_rsa; t=1725981555; h=from:from:reply-to:date:date:message-id:message-id:to:to:cc:cc: mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=fq5Ppnpne2lpLxXXxocINbxKRySgWI/RMl2TL2aGC5E=; b=lAPozrCAr02E1JsHVDGdW0n9JoQVNz3SojITKXrbDjBoAPbIdOXGnMMR2aYFO6WYG4xlkp /brdPK/7fTdg3n2hbVbouBZhsjlrki364W563xDxuhwxuW5jL4V4ENnO62yh7rRbsA6sfg EL/r8am7c55DeX+ahALfBdPe6ivRCJ0= DKIM-Signature: v=1; a=ed25519-sha256; c=relaxed/relaxed; d=suse.de; s=susede2_ed25519; t=1725981555; h=from:from:reply-to:date:date:message-id:message-id:to:to:cc:cc: mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=fq5Ppnpne2lpLxXXxocINbxKRySgWI/RMl2TL2aGC5E=; b=EyiFb4hkeWicESYjPxLW0H9gR8QbGJ8mddQ0ijW34dOrLy3YMRZ3B2QPC0ymG8r7HOOylB bXked3DtdEw3aeDQ== Authentication-Results: smtp-out1.suse.de; none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=suse.de; s=susede2_rsa; t=1725981555; h=from:from:reply-to:date:date:message-id:message-id:to:to:cc:cc: mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=fq5Ppnpne2lpLxXXxocINbxKRySgWI/RMl2TL2aGC5E=; b=lAPozrCAr02E1JsHVDGdW0n9JoQVNz3SojITKXrbDjBoAPbIdOXGnMMR2aYFO6WYG4xlkp /brdPK/7fTdg3n2hbVbouBZhsjlrki364W563xDxuhwxuW5jL4V4ENnO62yh7rRbsA6sfg EL/r8am7c55DeX+ahALfBdPe6ivRCJ0= DKIM-Signature: v=1; a=ed25519-sha256; c=relaxed/relaxed; d=suse.de; s=susede2_ed25519; t=1725981555; h=from:from:reply-to:date:date:message-id:message-id:to:to:cc:cc: mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=fq5Ppnpne2lpLxXXxocINbxKRySgWI/RMl2TL2aGC5E=; b=EyiFb4hkeWicESYjPxLW0H9gR8QbGJ8mddQ0ijW34dOrLy3YMRZ3B2QPC0ymG8r7HOOylB bXked3DtdEw3aeDQ== Received: from imap1.dmz-prg2.suse.org (localhost [127.0.0.1]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) by imap1.dmz-prg2.suse.org (Postfix) with ESMTPS id 4681C13A8F; Tue, 10 Sep 2024 15:19:14 +0000 (UTC) Received: from dovecot-director2.suse.de ([2a07:de40:b281:106:10:150:64:167]) by imap1.dmz-prg2.suse.org with ESMTPSA id yOnGDnJj4GaxQgAAD6G6ig (envelope-from ); Tue, 10 Sep 2024 15:19:14 +0000 From: Stanimir Varbanov To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rpi-kernel@lists.infradead.org, linux-pci@vger.kernel.org, Broadcom internal kernel review list Cc: Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Florian Fainelli , Jim Quinlan , Nicolas Saenz Julienne , Bjorn Helgaas , Lorenzo Pieralisi , kw@linux.com, Philipp Zabel , Andrea della Porta , Phil Elwell , Jonathan Bell , Stanimir Varbanov Subject: [PATCH v2 -next 05/11] PCI: brcmstb: Restore CRS in RootCtl after prstn_n Date: Tue, 10 Sep 2024 18:18:39 +0300 Message-ID: <20240910151845.17308-6-svarbanov@suse.de> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240910151845.17308-1-svarbanov@suse.de> References: <20240910151845.17308-1-svarbanov@suse.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Spam-Level: X-Spamd-Result: default: False [-5.30 / 50.00]; REPLY(-4.00)[]; BAYES_HAM(-3.00)[100.00%]; SUSPICIOUS_RECIPS(1.50)[]; MID_CONTAINS_FROM(1.00)[]; NEURAL_HAM_LONG(-1.00)[-1.000]; R_MISSING_CHARSET(0.50)[]; NEURAL_HAM_SHORT(-0.20)[-0.999]; MIME_GOOD(-0.10)[text/plain]; ARC_NA(0.00)[]; RCVD_VIA_SMTP_AUTH(0.00)[]; TAGGED_RCPT(0.00)[dt]; TO_MATCH_ENVRCPT_ALL(0.00)[]; RCPT_COUNT_TWELVE(0.00)[21]; MIME_TRACE(0.00)[0:+]; TO_DN_SOME(0.00)[]; FROM_EQ_ENVFROM(0.00)[]; FREEMAIL_CC(0.00)[linutronix.de,kernel.org,broadcom.com,gmail.com,google.com,linux.com,pengutronix.de,suse.com,raspberrypi.com,suse.de]; FROM_HAS_DN(0.00)[]; DBL_BLOCKED_OPENRESOLVER(0.00)[imap1.dmz-prg2.suse.org:helo,suse.de:email,suse.de:mid]; RCVD_COUNT_TWO(0.00)[2]; RCVD_TLS_ALL(0.00)[]; DKIM_SIGNED(0.00)[suse.de:s=susede2_rsa,suse.de:s=susede2_ed25519]; R_RATELIMIT(0.00)[to_ip_from(RL7mwea5a3cdyragbzqhrtit3y)]; FUZZY_BLOCKED(0.00)[rspamd.com]; FREEMAIL_ENVRCPT(0.00)[gmail.com] X-Spam-Score: -5.30 X-Spam-Flag: NO Content-Type: text/plain; charset="utf-8" RootCtl bits might reset by perst_n during probe, re-enable CRS SVE here in pcie_start_link. Signed-off-by: Stanimir Varbanov --- drivers/pci/controller/pcie-brcmstb.c | 13 ++++++++++++- 1 file changed, 12 insertions(+), 1 deletion(-) diff --git a/drivers/pci/controller/pcie-brcmstb.c b/drivers/pci/controller= /pcie-brcmstb.c index 7bd85566c242..f2a7a8e93a74 100644 --- a/drivers/pci/controller/pcie-brcmstb.c +++ b/drivers/pci/controller/pcie-brcmstb.c @@ -1271,7 +1271,7 @@ static int brcm_pcie_start_link(struct brcm_pcie *pci= e) { struct device *dev =3D pcie->dev; void __iomem *base =3D pcie->base; - u16 nlw, cls, lnksta; + u16 nlw, cls, lnksta, tmp16; bool ssc_good =3D false; int ret, i; =20 @@ -1319,6 +1319,17 @@ static int brcm_pcie_start_link(struct brcm_pcie *pc= ie) pci_speed_string(pcie_link_speed[cls]), nlw, ssc_good ? "(SSC)" : "(!SSC)"); =20 + /* + * RootCtl bits are reset by perst_n, which undoes pci_enable_crs() + * called prior to pci_add_new_bus() during probe. Re-enable here. + */ + tmp16 =3D readw(base + BRCM_PCIE_CAP_REGS + PCI_EXP_RTCAP); + if (tmp16 & PCI_EXP_RTCAP_CRSVIS) { + tmp16 =3D readw(base + BRCM_PCIE_CAP_REGS + PCI_EXP_RTCTL); + u16p_replace_bits(&tmp16, 1, PCI_EXP_RTCTL_CRSSVE); + writew(tmp16, base + BRCM_PCIE_CAP_REGS + PCI_EXP_RTCTL); + } + return 0; } =20 --=20 2.35.3 From nobody Sat Nov 30 07:25:27 2024 Received: from smtp-out2.suse.de (smtp-out2.suse.de [195.135.223.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4EC5F1A2561; Tue, 10 Sep 2024 15:19:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=195.135.223.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725981559; cv=none; b=VSCI6ZIZjc31sBk2EV3b+cyeGREUxDqluwu5cG5XdCC2DzVJh0eiyr3tkJrNwnf+t4ohJ3vIUrYO6JVNnyqPbCZOKNSKDNLZyILZga+9+VzmAMjD8veGOFPRZntHbqnmubSp9WwJmWYyeK/NkXLznR6zyT0X+HTIvn5EtArZ8M4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725981559; c=relaxed/simple; bh=RFLTpjvcxXgnO8pZbTh/A1eN3/OXULWZdi5csBclRyc=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=P/aYptsPWVxS+b0UIZITVNc6MuixAz81woceoncm2QqH51Is6DBvrkQ+a+SPfAtbGpNvBR8n2Sl7ONThPpLeq4RSCcu95sMFKLcfr1ddcPskMwAYiFDq3/rxZdV2YM0HO2ali40HfEKZGRoGOHMsxlAZa28ZtgPwSq/Vd5LtNZk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=suse.de; spf=pass smtp.mailfrom=suse.de; arc=none smtp.client-ip=195.135.223.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=suse.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=suse.de Received: from imap1.dmz-prg2.suse.org (imap1.dmz-prg2.suse.org [IPv6:2a07:de40:b281:104:10:150:64:97]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) by smtp-out2.suse.de (Postfix) with ESMTPS id 80DA91F821; Tue, 10 Sep 2024 15:19:16 +0000 (UTC) Authentication-Results: smtp-out2.suse.de; none Received: from imap1.dmz-prg2.suse.org (localhost [127.0.0.1]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) by imap1.dmz-prg2.suse.org (Postfix) with ESMTPS id 6F85F13A3A; Tue, 10 Sep 2024 15:19:15 +0000 (UTC) Received: from dovecot-director2.suse.de ([2a07:de40:b281:106:10:150:64:167]) by imap1.dmz-prg2.suse.org with ESMTPSA id kPXPGHNj4GaxQgAAD6G6ig (envelope-from ); Tue, 10 Sep 2024 15:19:15 +0000 From: Stanimir Varbanov To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rpi-kernel@lists.infradead.org, linux-pci@vger.kernel.org, Broadcom internal kernel review list Cc: Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Florian Fainelli , Jim Quinlan , Nicolas Saenz Julienne , Bjorn Helgaas , Lorenzo Pieralisi , kw@linux.com, Philipp Zabel , Andrea della Porta , Phil Elwell , Jonathan Bell , Stanimir Varbanov Subject: [PATCH v2 -next 06/11] PCI: brcmstb: Enable external MSI-X if available Date: Tue, 10 Sep 2024 18:18:40 +0300 Message-ID: <20240910151845.17308-7-svarbanov@suse.de> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240910151845.17308-1-svarbanov@suse.de> References: <20240910151845.17308-1-svarbanov@suse.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Rspamd-Pre-Result: action=no action; module=replies; Message is reply to one we originated X-Spam-Level: X-Spamd-Result: default: False [-4.00 / 50.00]; REPLY(-4.00)[]; TAGGED_RCPT(0.00)[dt] X-Spam-Score: -4.00 X-Spam-Flag: NO X-Rspamd-Queue-Id: 80DA91F821 X-Rspamd-Pre-Result: action=no action; module=replies; Message is reply to one we originated X-Rspamd-Action: no action X-Rspamd-Server: rspamd2.dmz-prg2.suse.org Content-Type: text/plain; charset="utf-8" On RPi5 there is an external MIP MSI-X interrupt controller which can handle up to 64 interrupts. Signed-off-by: Stanimir Varbanov --- drivers/pci/controller/pcie-brcmstb.c | 63 +++++++++++++++++++++++++-- 1 file changed, 59 insertions(+), 4 deletions(-) diff --git a/drivers/pci/controller/pcie-brcmstb.c b/drivers/pci/controller= /pcie-brcmstb.c index f2a7a8e93a74..d78f33b33884 100644 --- a/drivers/pci/controller/pcie-brcmstb.c +++ b/drivers/pci/controller/pcie-brcmstb.c @@ -1333,6 +1333,52 @@ static int brcm_pcie_start_link(struct brcm_pcie *pc= ie) return 0; } =20 +static int brcm_pcie_enable_external_msix(struct brcm_pcie *pcie, + struct device_node *msi_np) +{ + struct inbound_win inbound_wins[PCIE_BRCM_MAX_INBOUND_WINS]; + u64 msi_pci_addr, msi_phys_addr; + struct resource r; + int mip_bar, ret; + u32 val, reg; + + ret =3D of_property_read_reg(msi_np, 1, &msi_pci_addr, NULL); + if (ret) + return ret; + + ret =3D of_address_to_resource(msi_np, 0, &r); + if (ret) + return ret; + + msi_phys_addr =3D r.start; + + /* Find free inbound window for MIP access */ + mip_bar =3D brcm_pcie_get_inbound_wins(pcie, inbound_wins); + if (mip_bar < 0) + return mip_bar; + + mip_bar +=3D 1; + reg =3D brcm_bar_reg_offset(mip_bar); + + val =3D lower_32_bits(msi_pci_addr); + val |=3D brcm_pcie_encode_ibar_size(SZ_4K); + writel(val, pcie->base + reg); + + val =3D upper_32_bits(msi_pci_addr); + writel(val, pcie->base + reg + 4); + + reg =3D brcm_ubus_reg_offset(mip_bar); + + val =3D lower_32_bits(msi_phys_addr); + val |=3D PCIE_MISC_UBUS_BAR1_CONFIG_REMAP_ACCESS_EN_MASK; + writel(val, pcie->base + reg); + + val =3D upper_32_bits(msi_phys_addr); + writel(val, pcie->base + reg + 4); + + return 0; +} + static const char * const supplies[] =3D { "vpcie3v3", "vpcie3v3aux", @@ -1898,11 +1944,20 @@ static int brcm_pcie_probe(struct platform_device *= pdev) goto fail; } =20 - msi_np =3D of_parse_phandle(pcie->np, "msi-parent", 0); - if (pci_msi_enabled() && msi_np =3D=3D pcie->np) { - ret =3D brcm_pcie_enable_msi(pcie); + if (pci_msi_enabled()) { + msi_np =3D of_parse_phandle(pcie->np, "msi-parent", 0); + const char *str; + + if (msi_np =3D=3D pcie->np) { + str =3D "internal MSI"; + ret =3D brcm_pcie_enable_msi(pcie); + } else { + str =3D "external MSI-X"; + ret =3D brcm_pcie_enable_external_msix(pcie, msi_np); + } + if (ret) { - dev_err(pcie->dev, "probe of internal MSI failed"); + dev_err(pcie->dev, "enable of %s failed\n", str); goto fail; } } --=20 2.35.3 From nobody Sat Nov 30 07:25:27 2024 Received: from smtp-out2.suse.de (smtp-out2.suse.de [195.135.223.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5AAA6199951; Tue, 10 Sep 2024 15:19:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=195.135.223.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725981561; cv=none; b=S/g/fsPWfiGsv7+wpnCZQcpvyQhxqh0DTOa/H/x5fqP63Tm0SFV/dxcy7RjijG4kI3azp+hdLk0oicslrmGG4MTyInccQy2qFDd8xS8fWE2N1FIyPxgkV/qni4JBATnl+0mW9ucvLT6lAT+qECfwbpOpKH3Gemfyih8t8RFdcHg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725981561; c=relaxed/simple; bh=qNw5hhZp86YahUMr2kRxaWpZdi2NyyQBReS8Lc9cMCI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=A/VRL7cmzAVUo+i1vFvPHjvk81D8FFUEegHBjoVfK+fcW2XZQ31J474P1vYjHOwnuabYmCl8ap6R29M6U0vWHhoUSpbkSDDDpaVYXKU36BAa9rOczWML5A1R6BqwSDo+mRGhrPCY5oNcdCycCYkuBPw9Lc9AscZS4rfwHM1pKJ8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=suse.de; spf=pass smtp.mailfrom=suse.de; arc=none smtp.client-ip=195.135.223.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=suse.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=suse.de Received: from imap1.dmz-prg2.suse.org (imap1.dmz-prg2.suse.org [IPv6:2a07:de40:b281:104:10:150:64:97]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) by smtp-out2.suse.de (Postfix) with ESMTPS id A47221FCE8; Tue, 10 Sep 2024 15:19:17 +0000 (UTC) Authentication-Results: smtp-out2.suse.de; none Received: from imap1.dmz-prg2.suse.org (localhost [127.0.0.1]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) by imap1.dmz-prg2.suse.org (Postfix) with ESMTPS id 9080513A3A; Tue, 10 Sep 2024 15:19:16 +0000 (UTC) Received: from dovecot-director2.suse.de ([2a07:de40:b281:106:10:150:64:167]) by imap1.dmz-prg2.suse.org with ESMTPSA id iLLbIHRj4GaxQgAAD6G6ig (envelope-from ); Tue, 10 Sep 2024 15:19:16 +0000 From: Stanimir Varbanov To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rpi-kernel@lists.infradead.org, linux-pci@vger.kernel.org, Broadcom internal kernel review list Cc: Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Florian Fainelli , Jim Quinlan , Nicolas Saenz Julienne , Bjorn Helgaas , Lorenzo Pieralisi , kw@linux.com, Philipp Zabel , Andrea della Porta , Phil Elwell , Jonathan Bell , Stanimir Varbanov Subject: [PATCH v2 -next 07/11] PCI: brcmstb: Avoid turn off of bridge reset Date: Tue, 10 Sep 2024 18:18:41 +0300 Message-ID: <20240910151845.17308-8-svarbanov@suse.de> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240910151845.17308-1-svarbanov@suse.de> References: <20240910151845.17308-1-svarbanov@suse.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Rspamd-Pre-Result: action=no action; module=replies; Message is reply to one we originated X-Spamd-Result: default: False [-4.00 / 50.00]; REPLY(-4.00)[]; TAGGED_RCPT(0.00)[dt] X-Spam-Flag: NO X-Spam-Score: -4.00 X-Rspamd-Queue-Id: A47221FCE8 X-Rspamd-Pre-Result: action=no action; module=replies; Message is reply to one we originated X-Rspamd-Action: no action X-Rspamd-Server: rspamd1.dmz-prg2.suse.org X-Spam-Level: Content-Type: text/plain; charset="utf-8" On brcm_pcie_turn_off avoid shutdown of bridge reset. Signed-off-by: Stanimir Varbanov --- drivers/pci/controller/pcie-brcmstb.c | 14 ++++++++++++-- 1 file changed, 12 insertions(+), 2 deletions(-) diff --git a/drivers/pci/controller/pcie-brcmstb.c b/drivers/pci/controller= /pcie-brcmstb.c index d78f33b33884..185ccf7fe86a 100644 --- a/drivers/pci/controller/pcie-brcmstb.c +++ b/drivers/pci/controller/pcie-brcmstb.c @@ -234,10 +234,17 @@ struct inbound_win { u64 cpu_addr; }; =20 +/* + * Shutting down this bridge on pcie1 means accesses to rescal block + * will hang the chip if another RC wants to assert/deassert rescal. + */ +#define CFG_QUIRK_AVOID_BRIDGE_SHUTDOWN BIT(0) + struct pcie_cfg_data { const int *offsets; const enum pcie_soc_base soc_base; const bool has_phy; + const u32 quirks; u8 num_inbound_wins; int (*perst_set)(struct brcm_pcie *pcie, u32 val); int (*bridge_sw_init_set)(struct brcm_pcie *pcie, u32 val); @@ -290,6 +297,7 @@ struct brcm_pcie { struct subdev_regulators *sr; bool ep_wakeup_capable; bool has_phy; + u32 quirks; u8 num_inbound_wins; }; =20 @@ -1549,8 +1557,9 @@ static int brcm_pcie_turn_off(struct brcm_pcie *pcie) u32p_replace_bits(&tmp, 1, PCIE_MISC_HARD_PCIE_HARD_DEBUG_SERDES_IDDQ_MAS= K); writel(tmp, base + HARD_DEBUG(pcie)); =20 - /* Shutdown PCIe bridge */ - ret =3D pcie->bridge_sw_init_set(pcie, 1); + if (!(pcie->quirks & CFG_QUIRK_AVOID_BRIDGE_SHUTDOWN)) + /* Shutdown PCIe bridge */ + ret =3D pcie->bridge_sw_init_set(pcie, 1); =20 return ret; } @@ -1864,6 +1873,7 @@ static int brcm_pcie_probe(struct platform_device *pd= ev) pcie->perst_set =3D data->perst_set; pcie->bridge_sw_init_set =3D data->bridge_sw_init_set; pcie->has_phy =3D data->has_phy; + pcie->quirks =3D data->quirks; pcie->num_inbound_wins =3D data->num_inbound_wins; =20 pcie->base =3D devm_platform_ioremap_resource(pdev, 0); --=20 2.35.3 From nobody Sat Nov 30 07:25:27 2024 Received: from smtp-out2.suse.de (smtp-out2.suse.de [195.135.223.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8DBB61A2C2D; Tue, 10 Sep 2024 15:19:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=195.135.223.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725981562; cv=none; b=hX+rbs4EBbT1YbUaPYVopTZzO9zg5P+NczT68pg7Xj1J0bIBhoJhOLVdl4RVWIOYERp3QQEzYzd8qajwY73VSXjpjs+oyZKxSZ+YHvlxfi8GFt789DfzFQp9mZK+1jeo787KzvRBavn0WyTfBe7tZovLJGlLOgcBKV6HmBniy2Q= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725981562; c=relaxed/simple; bh=TK7Jmi6a99zxmpEBpWZV10a/eipG2cwPafHSUxDoY6k=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Qidugk8FQ0es/QXt0BmsajVzf5zf6q/OlyMva+bPUFp6VxxxDOmZ0gd0JwMbQjyvA9ygvsa028u2HE45ysqLtzosW2x7ZzpqunTZwn9MG2ofdLyunARJwEo1Nq/UiTJaOML6khDjfV5unfhYrYAEWRjktQF0iyauJfg2PA1XZQA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=suse.de; spf=pass smtp.mailfrom=suse.de; dkim=pass (1024-bit key) header.d=suse.de header.i=@suse.de header.b=OIAVqq3u; dkim=permerror (0-bit key) header.d=suse.de header.i=@suse.de header.b=CMTTD09m; dkim=pass (1024-bit key) header.d=suse.de header.i=@suse.de header.b=OIAVqq3u; dkim=permerror (0-bit key) header.d=suse.de header.i=@suse.de header.b=CMTTD09m; arc=none smtp.client-ip=195.135.223.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=suse.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=suse.de Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=suse.de header.i=@suse.de header.b="OIAVqq3u"; dkim=permerror (0-bit key) header.d=suse.de header.i=@suse.de header.b="CMTTD09m"; dkim=pass (1024-bit key) header.d=suse.de header.i=@suse.de header.b="OIAVqq3u"; dkim=permerror (0-bit key) header.d=suse.de header.i=@suse.de header.b="CMTTD09m" Received: from imap1.dmz-prg2.suse.org (unknown [10.150.64.97]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) by smtp-out2.suse.de (Postfix) with ESMTPS id CCF5D1FCEE; Tue, 10 Sep 2024 15:19:18 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=suse.de; s=susede2_rsa; t=1725981558; h=from:from:reply-to:date:date:message-id:message-id:to:to:cc:cc: mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=hFlIhbcwyLOEVIatJTFJXmYhTXFI79aTUk4k/uAUPic=; b=OIAVqq3uREfLvTY9mFg9mNchKkw+iOwq2+yXXH2+BUc0UyFsYtRXrH0PBbBUC7xM4iKm9U OTMy96bmsAoBaNtrru1q6AdPPumK8tisz9ocU4aM9HIFQB4diEH7KTOZTz3vEEEZdnvAcN c2e4yogdeHoi/luSvxQN4qlPtWhIa7w= DKIM-Signature: v=1; a=ed25519-sha256; c=relaxed/relaxed; d=suse.de; s=susede2_ed25519; t=1725981558; h=from:from:reply-to:date:date:message-id:message-id:to:to:cc:cc: mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=hFlIhbcwyLOEVIatJTFJXmYhTXFI79aTUk4k/uAUPic=; b=CMTTD09mt+uEGu/ICZTwK8wVPYH/kcI91BsrTTjDICXotIw0B84rw5uFlBfnrUb85CVg0v n+dNCbNYV56VyZCg== Authentication-Results: smtp-out2.suse.de; none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=suse.de; s=susede2_rsa; t=1725981558; h=from:from:reply-to:date:date:message-id:message-id:to:to:cc:cc: mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=hFlIhbcwyLOEVIatJTFJXmYhTXFI79aTUk4k/uAUPic=; b=OIAVqq3uREfLvTY9mFg9mNchKkw+iOwq2+yXXH2+BUc0UyFsYtRXrH0PBbBUC7xM4iKm9U OTMy96bmsAoBaNtrru1q6AdPPumK8tisz9ocU4aM9HIFQB4diEH7KTOZTz3vEEEZdnvAcN c2e4yogdeHoi/luSvxQN4qlPtWhIa7w= DKIM-Signature: v=1; a=ed25519-sha256; c=relaxed/relaxed; d=suse.de; s=susede2_ed25519; t=1725981558; h=from:from:reply-to:date:date:message-id:message-id:to:to:cc:cc: mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=hFlIhbcwyLOEVIatJTFJXmYhTXFI79aTUk4k/uAUPic=; b=CMTTD09mt+uEGu/ICZTwK8wVPYH/kcI91BsrTTjDICXotIw0B84rw5uFlBfnrUb85CVg0v n+dNCbNYV56VyZCg== Received: from imap1.dmz-prg2.suse.org (localhost [127.0.0.1]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) by imap1.dmz-prg2.suse.org (Postfix) with ESMTPS id B6FA313A3A; Tue, 10 Sep 2024 15:19:17 +0000 (UTC) Received: from dovecot-director2.suse.de ([2a07:de40:b281:106:10:150:64:167]) by imap1.dmz-prg2.suse.org with ESMTPSA id AMFGKnVj4GaxQgAAD6G6ig (envelope-from ); Tue, 10 Sep 2024 15:19:17 +0000 From: Stanimir Varbanov To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rpi-kernel@lists.infradead.org, linux-pci@vger.kernel.org, Broadcom internal kernel review list Cc: Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Florian Fainelli , Jim Quinlan , Nicolas Saenz Julienne , Bjorn Helgaas , Lorenzo Pieralisi , kw@linux.com, Philipp Zabel , Andrea della Porta , Phil Elwell , Jonathan Bell , Stanimir Varbanov Subject: [PATCH v2 -next 08/11] PCI: brcmstb: Add bcm2712 support Date: Tue, 10 Sep 2024 18:18:42 +0300 Message-ID: <20240910151845.17308-9-svarbanov@suse.de> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240910151845.17308-1-svarbanov@suse.de> References: <20240910151845.17308-1-svarbanov@suse.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Spam-Score: -5.30 X-Spamd-Result: default: False [-5.30 / 50.00]; REPLY(-4.00)[]; BAYES_HAM(-3.00)[100.00%]; SUSPICIOUS_RECIPS(1.50)[]; MID_CONTAINS_FROM(1.00)[]; NEURAL_HAM_LONG(-1.00)[-1.000]; R_MISSING_CHARSET(0.50)[]; NEURAL_HAM_SHORT(-0.20)[-0.999]; MIME_GOOD(-0.10)[text/plain]; MIME_TRACE(0.00)[0:+]; RCPT_COUNT_TWELVE(0.00)[21]; FUZZY_BLOCKED(0.00)[rspamd.com]; TO_MATCH_ENVRCPT_ALL(0.00)[]; DKIM_SIGNED(0.00)[suse.de:s=susede2_rsa,suse.de:s=susede2_ed25519]; ARC_NA(0.00)[]; FREEMAIL_CC(0.00)[linutronix.de,kernel.org,broadcom.com,gmail.com,google.com,linux.com,pengutronix.de,suse.com,raspberrypi.com,suse.de]; RCVD_TLS_ALL(0.00)[]; RCVD_COUNT_TWO(0.00)[2]; FROM_EQ_ENVFROM(0.00)[]; FROM_HAS_DN(0.00)[]; TO_DN_SOME(0.00)[]; DBL_BLOCKED_OPENRESOLVER(0.00)[imap1.dmz-prg2.suse.org:helo,suse.de:mid,suse.de:email]; RCVD_VIA_SMTP_AUTH(0.00)[]; TAGGED_RCPT(0.00)[dt]; R_RATELIMIT(0.00)[to_ip_from(RL7mwea5a3cdyragbzqhrtit3y)]; FREEMAIL_ENVRCPT(0.00)[gmail.com] X-Spam-Flag: NO X-Spam-Level: Content-Type: text/plain; charset="utf-8" Add bare minimum amount of changes in order to support PCIe RC hardware IP found in RPi5. Signed-off-by: Stanimir Varbanov Reviewed-by: Florian Fainelli --- drivers/pci/controller/pcie-brcmstb.c | 10 ++++++++++ 1 file changed, 10 insertions(+) diff --git a/drivers/pci/controller/pcie-brcmstb.c b/drivers/pci/controller= /pcie-brcmstb.c index 185ccf7fe86a..43d071d12201 100644 --- a/drivers/pci/controller/pcie-brcmstb.c +++ b/drivers/pci/controller/pcie-brcmstb.c @@ -1769,6 +1769,15 @@ static const struct pcie_cfg_data bcm2711_cfg =3D { .num_inbound_wins =3D 3, }; =20 +static const struct pcie_cfg_data bcm2712_cfg =3D { + .offsets =3D pcie_offsets_bcm7712, + .soc_base =3D BCM7712, + .perst_set =3D brcm_pcie_perst_set_7278, + .bridge_sw_init_set =3D brcm_pcie_bridge_sw_init_set_generic, + .quirks =3D CFG_QUIRK_AVOID_BRIDGE_SHUTDOWN, + .num_inbound_wins =3D 10, +}; + static const struct pcie_cfg_data bcm4908_cfg =3D { .offsets =3D pcie_offsets, .soc_base =3D BCM4908, @@ -1820,6 +1829,7 @@ static const struct pcie_cfg_data bcm7712_cfg =3D { =20 static const struct of_device_id brcm_pcie_match[] =3D { { .compatible =3D "brcm,bcm2711-pcie", .data =3D &bcm2711_cfg }, + { .compatible =3D "brcm,bcm2712-pcie", .data =3D &bcm2712_cfg }, { .compatible =3D "brcm,bcm4908-pcie", .data =3D &bcm4908_cfg }, { .compatible =3D "brcm,bcm7211-pcie", .data =3D &generic_cfg }, { .compatible =3D "brcm,bcm7216-pcie", .data =3D &bcm7216_cfg }, --=20 2.35.3 From nobody Sat Nov 30 07:25:27 2024 Received: from smtp-out1.suse.de (smtp-out1.suse.de [195.135.223.130]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B2ADB1A38EF; Tue, 10 Sep 2024 15:19:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=195.135.223.130 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725981563; cv=none; b=pDduGcj53veiZc/i/X5fuj/M2QPv7e2kDXSSZlRMFcDvMJOxfyMx6w66MKuS+I5Lqkr1a4Zd+SpzoWh46nYZ7C1bjMSFYgPtR0OnPMntHlyapG8+EQV+RQ/Xk8Df8tUI9gM5qwkf7IK/fVv5nxMBZTR2PYqRxGZeHiGbbBf5hd8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725981563; c=relaxed/simple; bh=OyxGySGJIq/Jnjz/qKbyEp8R9n2PGDA5o5Lf3762Gbo=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=hD2BSPev/qwEDHoF0G+Bmz3tugGTMzNru57aX/2RBQ9hO5EcAr8JMtrQ5S+Mmd2dzfSLefqqtOAhpwT+sNVcapFZLV/I96Y4r50sYm2Y6if13inF0g26b+9cmItRheLNYARYHrPtcIPly0VrjUww83T88sIvESJIAKsGxhxXLHY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=suse.de; spf=pass smtp.mailfrom=suse.de; dkim=pass (1024-bit key) header.d=suse.de header.i=@suse.de header.b=a22KLDJ8; dkim=permerror (0-bit key) header.d=suse.de header.i=@suse.de header.b=oYy0Q0WN; dkim=pass (1024-bit key) header.d=suse.de header.i=@suse.de header.b=a22KLDJ8; dkim=permerror (0-bit key) header.d=suse.de header.i=@suse.de header.b=oYy0Q0WN; arc=none smtp.client-ip=195.135.223.130 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=suse.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=suse.de Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=suse.de header.i=@suse.de header.b="a22KLDJ8"; dkim=permerror (0-bit key) header.d=suse.de header.i=@suse.de header.b="oYy0Q0WN"; dkim=pass (1024-bit key) header.d=suse.de header.i=@suse.de header.b="a22KLDJ8"; dkim=permerror (0-bit key) header.d=suse.de header.i=@suse.de header.b="oYy0Q0WN" Received: from imap1.dmz-prg2.suse.org (unknown [10.150.64.97]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) by smtp-out1.suse.de (Postfix) with ESMTPS id 0FBA721A62; Tue, 10 Sep 2024 15:19:20 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=suse.de; s=susede2_rsa; t=1725981560; h=from:from:reply-to:date:date:message-id:message-id:to:to:cc:cc: mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=syDyu78Swce4jgLrSdRBxkp36MHRC4tpZiLldAb8ZNw=; b=a22KLDJ88+juyya4vv3twSU5UN1NBqJeAlxOaHQJVcS7nU6RlOuSLhxmWtB44BQe8ayw1Z vxto7N2/kpAP3vlPV8+AFzMcFJT4Lnh2ZKBpyu9UpBU2OKQq3nWt76YYs0Kq9+jVq8Y8d/ rjzEB7A05RQIjv5zdB1UAOHCnqdQDSw= DKIM-Signature: v=1; a=ed25519-sha256; c=relaxed/relaxed; d=suse.de; s=susede2_ed25519; t=1725981560; h=from:from:reply-to:date:date:message-id:message-id:to:to:cc:cc: mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=syDyu78Swce4jgLrSdRBxkp36MHRC4tpZiLldAb8ZNw=; b=oYy0Q0WN/8UqOfBHuuu/q21GC1kJAqlbjB2vMaic6t5jvVsWifo4Ci3IOh8xdHoxZ97p2Z RPYnh7q6oegJr2AA== Authentication-Results: smtp-out1.suse.de; none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=suse.de; s=susede2_rsa; t=1725981560; h=from:from:reply-to:date:date:message-id:message-id:to:to:cc:cc: mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=syDyu78Swce4jgLrSdRBxkp36MHRC4tpZiLldAb8ZNw=; b=a22KLDJ88+juyya4vv3twSU5UN1NBqJeAlxOaHQJVcS7nU6RlOuSLhxmWtB44BQe8ayw1Z vxto7N2/kpAP3vlPV8+AFzMcFJT4Lnh2ZKBpyu9UpBU2OKQq3nWt76YYs0Kq9+jVq8Y8d/ rjzEB7A05RQIjv5zdB1UAOHCnqdQDSw= DKIM-Signature: v=1; a=ed25519-sha256; c=relaxed/relaxed; d=suse.de; s=susede2_ed25519; t=1725981560; h=from:from:reply-to:date:date:message-id:message-id:to:to:cc:cc: mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=syDyu78Swce4jgLrSdRBxkp36MHRC4tpZiLldAb8ZNw=; b=oYy0Q0WN/8UqOfBHuuu/q21GC1kJAqlbjB2vMaic6t5jvVsWifo4Ci3IOh8xdHoxZ97p2Z RPYnh7q6oegJr2AA== Received: from imap1.dmz-prg2.suse.org (localhost [127.0.0.1]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) by imap1.dmz-prg2.suse.org (Postfix) with ESMTPS id F306813A8F; Tue, 10 Sep 2024 15:19:18 +0000 (UTC) Received: from dovecot-director2.suse.de ([2a07:de40:b281:106:10:150:64:167]) by imap1.dmz-prg2.suse.org with ESMTPSA id +ObYOHZj4GaxQgAAD6G6ig (envelope-from ); Tue, 10 Sep 2024 15:19:18 +0000 From: Stanimir Varbanov To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rpi-kernel@lists.infradead.org, linux-pci@vger.kernel.org, Broadcom internal kernel review list Cc: Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Florian Fainelli , Jim Quinlan , Nicolas Saenz Julienne , Bjorn Helgaas , Lorenzo Pieralisi , kw@linux.com, Philipp Zabel , Andrea della Porta , Phil Elwell , Jonathan Bell , Stanimir Varbanov Subject: [PATCH v2 -next 09/11] PCI: brcmstb: Reuse config structure Date: Tue, 10 Sep 2024 18:18:43 +0300 Message-ID: <20240910151845.17308-10-svarbanov@suse.de> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240910151845.17308-1-svarbanov@suse.de> References: <20240910151845.17308-1-svarbanov@suse.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Spam-Level: X-Spamd-Result: default: False [-5.30 / 50.00]; REPLY(-4.00)[]; BAYES_HAM(-3.00)[100.00%]; SUSPICIOUS_RECIPS(1.50)[]; MID_CONTAINS_FROM(1.00)[]; NEURAL_HAM_LONG(-1.00)[-1.000]; R_MISSING_CHARSET(0.50)[]; NEURAL_HAM_SHORT(-0.20)[-0.999]; MIME_GOOD(-0.10)[text/plain]; ARC_NA(0.00)[]; RCVD_VIA_SMTP_AUTH(0.00)[]; TAGGED_RCPT(0.00)[dt]; TO_MATCH_ENVRCPT_ALL(0.00)[]; RCPT_COUNT_TWELVE(0.00)[21]; MIME_TRACE(0.00)[0:+]; TO_DN_SOME(0.00)[]; FROM_EQ_ENVFROM(0.00)[]; FREEMAIL_CC(0.00)[linutronix.de,kernel.org,broadcom.com,gmail.com,google.com,linux.com,pengutronix.de,suse.com,raspberrypi.com,suse.de]; FROM_HAS_DN(0.00)[]; DBL_BLOCKED_OPENRESOLVER(0.00)[suse.de:email,suse.de:mid,imap1.dmz-prg2.suse.org:helo]; RCVD_COUNT_TWO(0.00)[2]; RCVD_TLS_ALL(0.00)[]; DKIM_SIGNED(0.00)[suse.de:s=susede2_rsa,suse.de:s=susede2_ed25519]; R_RATELIMIT(0.00)[to_ip_from(RL7mwea5a3cdyragbzqhrtit3y)]; FUZZY_BLOCKED(0.00)[rspamd.com]; FREEMAIL_ENVRCPT(0.00)[gmail.com] X-Spam-Score: -5.30 X-Spam-Flag: NO Content-Type: text/plain; charset="utf-8" Instead of copying fields from pcie_cfg_data structure to brcm_pcie reference it directly. Signed-off-by: Stanimir Varbanov Reviewed-by: Florian Fainelil --- drivers/pci/controller/pcie-brcmstb.c | 76 ++++++++++++--------------- 1 file changed, 33 insertions(+), 43 deletions(-) diff --git a/drivers/pci/controller/pcie-brcmstb.c b/drivers/pci/controller= /pcie-brcmstb.c index 43d071d12201..caf2b8b63f75 100644 --- a/drivers/pci/controller/pcie-brcmstb.c +++ b/drivers/pci/controller/pcie-brcmstb.c @@ -191,11 +191,11 @@ #define SSC_STATUS_PLL_LOCK_MASK 0x800 #define PCIE_BRCM_MAX_MEMC 3 =20 -#define IDX_ADDR(pcie) ((pcie)->reg_offsets[EXT_CFG_INDEX]) -#define DATA_ADDR(pcie) ((pcie)->reg_offsets[EXT_CFG_DATA]) -#define PCIE_RGR1_SW_INIT_1(pcie) ((pcie)->reg_offsets[RGR1_SW_INIT_1]) -#define HARD_DEBUG(pcie) ((pcie)->reg_offsets[PCIE_HARD_DEBUG]) -#define INTR2_CPU_BASE(pcie) ((pcie)->reg_offsets[PCIE_INTR2_CPU_BASE]) +#define IDX_ADDR(pcie) ((pcie)->cfg->offsets[EXT_CFG_INDEX]) +#define DATA_ADDR(pcie) ((pcie)->cfg->offsets[EXT_CFG_DATA]) +#define PCIE_RGR1_SW_INIT_1(pcie) ((pcie)->cfg->offsets[RGR1_SW_INIT_1]) +#define HARD_DEBUG(pcie) ((pcie)->cfg->offsets[PCIE_HARD_DEBUG]) +#define INTR2_CPU_BASE(pcie) ((pcie)->cfg->offsets[PCIE_INTR2_CPU_BASE]) =20 /* Rescal registers */ #define PCIE_DVT_PMU_PCIE_PHY_CTRL 0xc700 @@ -283,8 +283,6 @@ struct brcm_pcie { int gen; u64 msi_target_addr; struct brcm_msi *msi; - const int *reg_offsets; - enum pcie_soc_base soc_base; struct reset_control *rescal; struct reset_control *perst_reset; struct reset_control *bridge_reset; @@ -292,18 +290,14 @@ struct brcm_pcie { int num_memc; u64 memc_size[PCIE_BRCM_MAX_MEMC]; u32 hw_rev; - int (*perst_set)(struct brcm_pcie *pcie, u32 val); - int (*bridge_sw_init_set)(struct brcm_pcie *pcie, u32 val); struct subdev_regulators *sr; bool ep_wakeup_capable; - bool has_phy; - u32 quirks; - u8 num_inbound_wins; + const struct pcie_cfg_data *cfg; }; =20 static inline bool is_bmips(const struct brcm_pcie *pcie) { - return pcie->soc_base =3D=3D BCM7435 || pcie->soc_base =3D=3D BCM7425; + return pcie->cfg->soc_base =3D=3D BCM7435 || pcie->cfg->soc_base =3D=3D B= CM7425; } =20 /* @@ -863,7 +857,7 @@ static int brcm_pcie_get_inbound_wins(struct brcm_pcie = *pcie, * security considerations, and is not implemented in our modern * SoCs. */ - if (pcie->soc_base !=3D BCM7712) + if (pcie->cfg->soc_base !=3D BCM7712) add_inbound_win(b++, &n, 0, 0, 0); =20 resource_list_for_each_entry(entry, &bridge->dma_ranges) { @@ -880,10 +874,10 @@ static int brcm_pcie_get_inbound_wins(struct brcm_pci= e *pcie, * That being said, each BARs size must still be a power of * two. */ - if (pcie->soc_base =3D=3D BCM7712) + if (pcie->cfg->soc_base =3D=3D BCM7712) add_inbound_win(b++, &n, size, cpu_start, pcie_start); =20 - if (n > pcie->num_inbound_wins) + if (n > pcie->cfg->num_inbound_wins) break; } =20 @@ -897,7 +891,7 @@ static int brcm_pcie_get_inbound_wins(struct brcm_pcie = *pcie, * that enables multiple memory controllers. As such, it can return * now w/o doing special configuration. */ - if (pcie->soc_base =3D=3D BCM7712) + if (pcie->cfg->soc_base =3D=3D BCM7712) return n; =20 ret =3D of_property_read_variable_u64_array(pcie->np, "brcm,scb-sizes", p= cie->memc_size, 1, @@ -1020,7 +1014,7 @@ static void set_inbound_win_registers(struct brcm_pci= e *pcie, * 7712: * All of their BARs need to be set. */ - if (pcie->soc_base =3D=3D BCM7712) { + if (pcie->cfg->soc_base =3D=3D BCM7712) { /* BUS remap register settings */ reg_offset =3D brcm_ubus_reg_offset(i); tmp =3D lower_32_bits(cpu_addr) & ~0xfff; @@ -1043,15 +1037,15 @@ static int brcm_pcie_setup(struct brcm_pcie *pcie) int memc, ret; =20 /* Reset the bridge */ - ret =3D pcie->bridge_sw_init_set(pcie, 1); + ret =3D pcie->cfg->bridge_sw_init_set(pcie, 1); if (ret) return ret; =20 /* Ensure that PERST# is asserted; some bootloaders may deassert it. */ - if (pcie->soc_base =3D=3D BCM2711) { - ret =3D pcie->perst_set(pcie, 1); + if (pcie->cfg->soc_base =3D=3D BCM2711) { + ret =3D pcie->cfg->perst_set(pcie, 1); if (ret) { - pcie->bridge_sw_init_set(pcie, 0); + pcie->cfg->bridge_sw_init_set(pcie, 0); return ret; } } @@ -1059,7 +1053,7 @@ static int brcm_pcie_setup(struct brcm_pcie *pcie) usleep_range(100, 200); =20 /* Take the bridge out of reset */ - ret =3D pcie->bridge_sw_init_set(pcie, 0); + ret =3D pcie->cfg->bridge_sw_init_set(pcie, 0); if (ret) return ret; =20 @@ -1079,9 +1073,9 @@ static int brcm_pcie_setup(struct brcm_pcie *pcie) */ if (is_bmips(pcie)) burst =3D 0x1; /* 256 bytes */ - else if (pcie->soc_base =3D=3D BCM2711) + else if (pcie->cfg->soc_base =3D=3D BCM2711) burst =3D 0x0; /* 128 bytes */ - else if (pcie->soc_base =3D=3D BCM7278) + else if (pcie->cfg->soc_base =3D=3D BCM7278) burst =3D 0x3; /* 512 bytes */ else burst =3D 0x2; /* 512 bytes */ @@ -1206,7 +1200,7 @@ static void brcm_extend_rbus_timeout(struct brcm_pcie= *pcie) u32 timeout_us =3D 4000000; /* 4 seconds, our setting for L1SS */ =20 /* 7712 does not have this (RGR1) timer */ - if (pcie->soc_base =3D=3D BCM7712) + if (pcie->cfg->soc_base =3D=3D BCM7712) return; =20 /* Each unit in timeout register is 1/216,000,000 seconds */ @@ -1284,7 +1278,7 @@ static int brcm_pcie_start_link(struct brcm_pcie *pci= e) int ret, i; =20 /* Unassert the fundamental reset */ - ret =3D pcie->perst_set(pcie, 0); + ret =3D pcie->cfg->perst_set(pcie, 0); if (ret) return ret; =20 @@ -1527,12 +1521,12 @@ static int brcm_phy_cntl(struct brcm_pcie *pcie, co= nst int start) =20 static inline int brcm_phy_start(struct brcm_pcie *pcie) { - return pcie->has_phy ? brcm_phy_cntl(pcie, 1) : 0; + return pcie->cfg->has_phy ? brcm_phy_cntl(pcie, 1) : 0; } =20 static inline int brcm_phy_stop(struct brcm_pcie *pcie) { - return pcie->has_phy ? brcm_phy_cntl(pcie, 0) : 0; + return pcie->cfg->has_phy ? brcm_phy_cntl(pcie, 0) : 0; } =20 static int brcm_pcie_turn_off(struct brcm_pcie *pcie) @@ -1543,7 +1537,7 @@ static int brcm_pcie_turn_off(struct brcm_pcie *pcie) if (brcm_pcie_link_up(pcie)) brcm_pcie_enter_l23(pcie); /* Assert fundamental reset */ - ret =3D pcie->perst_set(pcie, 1); + ret =3D pcie->cfg->perst_set(pcie, 1); if (ret) return ret; =20 @@ -1557,9 +1551,9 @@ static int brcm_pcie_turn_off(struct brcm_pcie *pcie) u32p_replace_bits(&tmp, 1, PCIE_MISC_HARD_PCIE_HARD_DEBUG_SERDES_IDDQ_MAS= K); writel(tmp, base + HARD_DEBUG(pcie)); =20 - if (!(pcie->quirks & CFG_QUIRK_AVOID_BRIDGE_SHUTDOWN)) + if (!(pcie->cfg->quirks & CFG_QUIRK_AVOID_BRIDGE_SHUTDOWN)) /* Shutdown PCIe bridge */ - ret =3D pcie->bridge_sw_init_set(pcie, 1); + ret =3D pcie->cfg->bridge_sw_init_set(pcie, 1); =20 return ret; } @@ -1647,7 +1641,7 @@ static int brcm_pcie_resume_noirq(struct device *dev) goto err_reset; =20 /* Take bridge out of reset so we can access the SERDES reg */ - pcie->bridge_sw_init_set(pcie, 0); + pcie->cfg->bridge_sw_init_set(pcie, 0); =20 /* SERDES_IDDQ =3D 0 */ tmp =3D readl(base + HARD_DEBUG(pcie)); @@ -1878,13 +1872,7 @@ static int brcm_pcie_probe(struct platform_device *p= dev) pcie =3D pci_host_bridge_priv(bridge); pcie->dev =3D &pdev->dev; pcie->np =3D np; - pcie->reg_offsets =3D data->offsets; - pcie->soc_base =3D data->soc_base; - pcie->perst_set =3D data->perst_set; - pcie->bridge_sw_init_set =3D data->bridge_sw_init_set; - pcie->has_phy =3D data->has_phy; - pcie->quirks =3D data->quirks; - pcie->num_inbound_wins =3D data->num_inbound_wins; + pcie->cfg =3D data; =20 pcie->base =3D devm_platform_ioremap_resource(pdev, 0); if (IS_ERR(pcie->base)) @@ -1919,7 +1907,7 @@ static int brcm_pcie_probe(struct platform_device *pd= ev) if (ret) return dev_err_probe(&pdev->dev, ret, "could not enable clock\n"); =20 - pcie->bridge_sw_init_set(pcie, 0); + pcie->cfg->bridge_sw_init_set(pcie, 0); =20 if (pcie->swinit_reset) { ret =3D reset_control_assert(pcie->swinit_reset); @@ -1958,7 +1946,8 @@ static int brcm_pcie_probe(struct platform_device *pd= ev) goto fail; =20 pcie->hw_rev =3D readl(pcie->base + PCIE_MISC_REVISION); - if (pcie->soc_base =3D=3D BCM4908 && pcie->hw_rev >=3D BRCM_PCIE_HW_REV_3= _20) { + if (pcie->cfg->soc_base =3D=3D BCM4908 && + pcie->hw_rev >=3D BRCM_PCIE_HW_REV_3_20) { dev_err(pcie->dev, "hardware revision with unsupported PERST# setup\n"); ret =3D -ENODEV; goto fail; @@ -1982,7 +1971,8 @@ static int brcm_pcie_probe(struct platform_device *pd= ev) } } =20 - bridge->ops =3D pcie->soc_base =3D=3D BCM7425 ? &brcm7425_pcie_ops : &brc= m_pcie_ops; + bridge->ops =3D pcie->cfg->soc_base =3D=3D BCM7425 ? + &brcm7425_pcie_ops : &brcm_pcie_ops; bridge->sysdata =3D pcie; =20 platform_set_drvdata(pdev, pcie); --=20 2.35.3 From nobody Sat Nov 30 07:25:27 2024 Received: from smtp-out2.suse.de (smtp-out2.suse.de [195.135.223.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C960A1A3BC7; Tue, 10 Sep 2024 15:19:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=195.135.223.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725981564; cv=none; b=I8n7gdq8QackzvvD2FxbU1RDWSDrdjKhGmQ5LsesLipm3uVL7hnowcx1RMqGFwQ+NCfl2O7YCQXdTdkAmrtYOHo3WgML4V08svGUceVEotDqEpPxPHy/4xglXSNyZN4990LtmPF7vtMMxfNJxKFRjvQokySJC+7mt5QsRxhKPhE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725981564; c=relaxed/simple; bh=9xt0cK8bmz8zx1cD+Gs0snU6gIll3e9KE1/i3KsTcfs=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=MEkpC0BJNsCDeaP85vCEtbcSRI/MwsDZ5vDMz9ReyUBNzWINenpZDLcpc6GFeGeOIvYabJW209h//YCId7TP2SXQzcVXhDeSh73Zhsqz2HOBE5a41cvNioiS1UWshceQaJB84xY2Ty1UxbFQjfxaZZGCpGTb4t6rbyeZxUWp4EU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=suse.de; spf=pass smtp.mailfrom=suse.de; arc=none smtp.client-ip=195.135.223.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=suse.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=suse.de Received: from imap1.dmz-prg2.suse.org (imap1.dmz-prg2.suse.org [IPv6:2a07:de40:b281:104:10:150:64:97]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) by smtp-out2.suse.de (Postfix) with ESMTPS id 38FCE1FCF0; Tue, 10 Sep 2024 15:19:21 +0000 (UTC) Authentication-Results: smtp-out2.suse.de; none Received: from imap1.dmz-prg2.suse.org (localhost [127.0.0.1]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) by imap1.dmz-prg2.suse.org (Postfix) with ESMTPS id 1FC0913A3A; Tue, 10 Sep 2024 15:19:20 +0000 (UTC) Received: from dovecot-director2.suse.de ([2a07:de40:b281:106:10:150:64:167]) by imap1.dmz-prg2.suse.org with ESMTPSA id qERPBXhj4GaxQgAAD6G6ig (envelope-from ); Tue, 10 Sep 2024 15:19:20 +0000 From: Stanimir Varbanov To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rpi-kernel@lists.infradead.org, linux-pci@vger.kernel.org, Broadcom internal kernel review list Cc: Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Florian Fainelli , Jim Quinlan , Nicolas Saenz Julienne , Bjorn Helgaas , Lorenzo Pieralisi , kw@linux.com, Philipp Zabel , Andrea della Porta , Phil Elwell , Jonathan Bell , Stanimir Varbanov Subject: [PATCH v2 -next 10/11] arm64: dts: broadcom: bcm2712: Add PCIe DT nodes Date: Tue, 10 Sep 2024 18:18:44 +0300 Message-ID: <20240910151845.17308-11-svarbanov@suse.de> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240910151845.17308-1-svarbanov@suse.de> References: <20240910151845.17308-1-svarbanov@suse.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Rspamd-Pre-Result: action=no action; module=replies; Message is reply to one we originated X-Spamd-Result: default: False [-4.00 / 50.00]; REPLY(-4.00)[]; TAGGED_RCPT(0.00)[dt] X-Spam-Flag: NO X-Spam-Score: -4.00 X-Rspamd-Queue-Id: 38FCE1FCF0 X-Rspamd-Pre-Result: action=no action; module=replies; Message is reply to one we originated X-Rspamd-Action: no action X-Rspamd-Server: rspamd1.dmz-prg2.suse.org X-Spam-Level: Content-Type: text/plain; charset="utf-8" Add PCIe devicetree nodes, plus needed reset and mip MSI-X controllers. Signed-off-by: Stanimir Varbanov --- arch/arm64/boot/dts/broadcom/bcm2712.dtsi | 166 ++++++++++++++++++++++ 1 file changed, 166 insertions(+) diff --git a/arch/arm64/boot/dts/broadcom/bcm2712.dtsi b/arch/arm64/boot/dt= s/broadcom/bcm2712.dtsi index 6e5a984c1d4e..9dd127d4c9a2 100644 --- a/arch/arm64/boot/dts/broadcom/bcm2712.dtsi +++ b/arch/arm64/boot/dts/broadcom/bcm2712.dtsi @@ -192,6 +192,12 @@ soc: soc@107c000000 { #address-cells =3D <1>; #size-cells =3D <1>; =20 + pcie_rescal: reset-controller@119500 { + compatible =3D "brcm,bcm7216-pcie-sata-rescal"; + reg =3D <0x00119500 0x10>; + #reset-cells =3D <0>; + }; + sdio1: mmc@fff000 { compatible =3D "brcm,bcm2712-sdhci", "brcm,sdhci-brcmstb"; @@ -204,6 +210,12 @@ sdio1: mmc@fff000 { mmc-ddr-3_3v; }; =20 + bcm_reset: reset-controller@1504318 { + compatible =3D "brcm,brcmstb-reset"; + reg =3D <0x01504318 0x30>; + #reset-cells =3D <1>; + }; + system_timer: timer@7c003000 { compatible =3D "brcm,bcm2835-system-timer"; reg =3D <0x7c003000 0x1000>; @@ -267,6 +279,160 @@ gicv2: interrupt-controller@7fff9000 { }; }; =20 + axi@1000000000 { + compatible =3D "simple-bus"; + #address-cells =3D <2>; + #size-cells =3D <2>; + + ranges =3D <0x00 0x00000000 0x10 0x00000000 0x01 0x00000000>, + <0x14 0x00000000 0x14 0x00000000 0x04 0x00000000>, + <0x18 0x00000000 0x18 0x00000000 0x04 0x00000000>, + <0x1c 0x00000000 0x1c 0x00000000 0x04 0x00000000>; + + dma-ranges =3D <0x00 0x00000000 0x00 0x00000000 0x10 0x00000000>, + <0x14 0x00000000 0x14 0x00000000 0x04 0x00000000>, + <0x18 0x00000000 0x18 0x00000000 0x04 0x00000000>, + <0x1c 0x00000000 0x1c 0x00000000 0x04 0x00000000>; + + pcie0: pcie@100000 { + compatible =3D "brcm,bcm2712-pcie"; + reg =3D <0x00 0x00100000 0x00 0x9310>; + device_type =3D "pci"; + linux,pci-domain =3D <0>; + max-link-speed =3D <2>; + bus-range =3D <0x00 0xff>; + num-lanes =3D <1>; + #address-cells =3D <3>; + #interrupt-cells =3D <1>; + #size-cells =3D <2>; + interrupt-parent =3D <&gicv2>; + interrupts =3D , + ; + interrupt-names =3D "pcie", "msi"; + interrupt-map-mask =3D <0x0 0x0 0x0 0x7>; + interrupt-map =3D <0 0 0 1 &gicv2 GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 2 &gicv2 GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 3 &gicv2 GIC_SPI 211 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 4 &gicv2 GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH>; + resets =3D <&bcm_reset 42>, <&pcie_rescal>; + reset-names =3D "bridge", "rescal"; + msi-controller; + msi-parent =3D <&pcie0>; + + ranges =3D <0x02000000 0x00 0x00000000 + 0x17 0x00000000 + 0x00 0xfffffffc>, + <0x43000000 0x04 0x00000000 + 0x14 0x00000000 + 0x3 0x00000000>; + + dma-ranges =3D <0x43000000 0x10 0x00000000 + 0x00 0x00000000 + 0x10 0x00000000>; + + status =3D "disabled"; + }; + + pcie1: pcie@110000 { + compatible =3D "brcm,bcm2712-pcie"; + reg =3D <0x00 0x00110000 0x00 0x9310>; + device_type =3D "pci"; + linux,pci-domain =3D <1>; + max-link-speed =3D <2>; + bus-range =3D <0x00 0xff>; + num-lanes =3D <1>; + #address-cells =3D <3>; + #interrupt-cells =3D <1>; + #size-cells =3D <2>; + interrupt-parent =3D <&gicv2>; + interrupts =3D , + ; + interrupt-names =3D "pcie", "msi"; + interrupt-map-mask =3D <0x0 0x0 0x0 0x7>; + interrupt-map =3D <0 0 0 1 &gicv2 GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 2 &gicv2 GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 3 &gicv2 GIC_SPI 221 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 4 &gicv2 GIC_SPI 222 IRQ_TYPE_LEVEL_HIGH>; + resets =3D <&bcm_reset 43>, <&pcie_rescal>; + reset-names =3D "bridge", "rescal"; + msi-parent =3D <&mip1>; + + ranges =3D <0x02000000 0x00 0x00000000 + 0x1b 0x00000000 + 0x00 0xfffffffc>, + <0x43000000 0x04 0x00000000 + 0x18 0x00000000 + 0x03 0x00000000>; + + dma-ranges =3D <0x03000000 0x10 0x00000000 + 0x00 0x00000000 + 0x10 0x00000000>; + + status =3D "disabled"; + }; + + pcie2: pcie@120000 { + compatible =3D "brcm,bcm2712-pcie"; + reg =3D <0x00 0x00120000 0x00 0x9310>; + device_type =3D "pci"; + linux,pci-domain =3D <2>; + max-link-speed =3D <2>; + bus-range =3D <0x00 0xff>; + num-lanes =3D <4>; + #address-cells =3D <3>; + #interrupt-cells =3D <1>; + #size-cells =3D <2>; + interrupt-parent =3D <&gicv2>; + interrupts =3D , + ; + interrupt-names =3D "pcie", "msi"; + interrupt-map-mask =3D <0x0 0x0 0x0 0x7>; + interrupt-map =3D <0 0 0 1 &gicv2 GIC_SPI 229 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 2 &gicv2 GIC_SPI 230 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 3 &gicv2 GIC_SPI 231 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 4 &gicv2 GIC_SPI 232 IRQ_TYPE_LEVEL_HIGH>; + resets =3D <&bcm_reset 44>, <&pcie_rescal>; + reset-names =3D "bridge", "rescal"; + msi-parent =3D <&mip0>; + + ranges =3D <0x02000000 0x00 0x00000000 + 0x1f 0x00000000 + 0x00 0xfffffffc>, + <0x43000000 0x04 0x00000000 + 0x1c 0x00000000 + 0x03 0x00000000>; + + dma-ranges =3D <0x02000000 0x00 0x00000000 + 0x1f 0x00000000 + 0x00 0x00400000>, + <0x43000000 0x10 0x00000000 + 0x00 0x00000000 + 0x10 0x00000000>; + + status =3D "disabled"; + }; + + mip0: msi-controller@130000 { + compatible =3D "brcm,bcm2712-mip"; + reg =3D <0x00 0x00130000 0x00 0xc0>, + <0xff 0xfffff000 0x00 0x1000>; + msi-controller; + interrupt-controller; + #interrupt-cells =3D <2>; + msi-ranges =3D <&gicv2 GIC_SPI 128 IRQ_TYPE_EDGE_RISING 64>; + }; + + mip1: msi-controller@131000 { + compatible =3D "brcm,bcm2712-mip"; + reg =3D <0x00 0x00131000 0x00 0xc0>, + <0xff 0xffffe000 0x00 0x1000>; + msi-controller; + interrupt-controller; + #interrupt-cells =3D <2>; + msi-ranges =3D <&gicv2 GIC_SPI 255 IRQ_TYPE_EDGE_RISING 8>; + }; + }; + timer { compatible =3D "arm,armv8-timer"; interrupts =3D ); Tue, 10 Sep 2024 15:19:21 +0000 From: Stanimir Varbanov To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rpi-kernel@lists.infradead.org, linux-pci@vger.kernel.org, Broadcom internal kernel review list Cc: Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Florian Fainelli , Jim Quinlan , Nicolas Saenz Julienne , Bjorn Helgaas , Lorenzo Pieralisi , kw@linux.com, Philipp Zabel , Andrea della Porta , Phil Elwell , Jonathan Bell , Stanimir Varbanov Subject: [PATCH v2 -next 11/11] arm64: dts: broadcom: bcm2712-rpi-5-b: Enable PCIe DT nodes Date: Tue, 10 Sep 2024 18:18:45 +0300 Message-ID: <20240910151845.17308-12-svarbanov@suse.de> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240910151845.17308-1-svarbanov@suse.de> References: <20240910151845.17308-1-svarbanov@suse.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Spam-Level: X-Spamd-Result: default: False [-5.30 / 50.00]; REPLY(-4.00)[]; BAYES_HAM(-3.00)[100.00%]; SUSPICIOUS_RECIPS(1.50)[]; MID_CONTAINS_FROM(1.00)[]; NEURAL_HAM_LONG(-1.00)[-1.000]; R_MISSING_CHARSET(0.50)[]; NEURAL_HAM_SHORT(-0.20)[-0.999]; MIME_GOOD(-0.10)[text/plain]; ARC_NA(0.00)[]; RCVD_VIA_SMTP_AUTH(0.00)[]; TAGGED_RCPT(0.00)[dt]; TO_MATCH_ENVRCPT_ALL(0.00)[]; RCPT_COUNT_TWELVE(0.00)[21]; MIME_TRACE(0.00)[0:+]; TO_DN_SOME(0.00)[]; FROM_EQ_ENVFROM(0.00)[]; FREEMAIL_CC(0.00)[linutronix.de,kernel.org,broadcom.com,gmail.com,google.com,linux.com,pengutronix.de,suse.com,raspberrypi.com,suse.de]; FROM_HAS_DN(0.00)[]; DBL_BLOCKED_OPENRESOLVER(0.00)[suse.de:email,suse.de:mid,imap1.dmz-prg2.suse.org:helo]; RCVD_COUNT_TWO(0.00)[2]; RCVD_TLS_ALL(0.00)[]; DKIM_SIGNED(0.00)[suse.de:s=susede2_rsa,suse.de:s=susede2_ed25519]; R_RATELIMIT(0.00)[to_ip_from(RL7mwea5a3cdyragbzqhrtit3y)]; FUZZY_BLOCKED(0.00)[rspamd.com]; FREEMAIL_ENVRCPT(0.00)[gmail.com] X-Spam-Score: -5.30 X-Spam-Flag: NO Content-Type: text/plain; charset="utf-8" Enable pcie1 and pcie2 DT nodes. Pcie1 is used for the extension connector and pcie2 is used for RP1 south-bridge. Signed-off-by: Stanimir Varbanov --- arch/arm64/boot/dts/broadcom/bcm2712-rpi-5-b.dts | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/arch/arm64/boot/dts/broadcom/bcm2712-rpi-5-b.dts b/arch/arm64/= boot/dts/broadcom/bcm2712-rpi-5-b.dts index 2bdbb6780242..e970a6013c6f 100644 --- a/arch/arm64/boot/dts/broadcom/bcm2712-rpi-5-b.dts +++ b/arch/arm64/boot/dts/broadcom/bcm2712-rpi-5-b.dts @@ -62,3 +62,11 @@ &sdio1 { sd-uhs-ddr50; sd-uhs-sdr104; }; + +&pcie1 { + status =3D "okay"; +}; + +&pcie2 { + status =3D "okay"; +}; --=20 2.35.3