From nobody Thu Dec 18 20:36:32 2025 Received: from lelv0142.ext.ti.com (lelv0142.ext.ti.com [198.47.23.249]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B0F6E2101BA; Tue, 3 Sep 2024 08:13:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.23.249 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725351186; cv=none; b=b6w8g731m/PI8ia170rq4o725cKPMCL4ygCxav5XDU/MBJ0kW/qAGE6Y876I0J05hto0ZHjVS0pxHfzZx4L+2b6i85eDDmgiby8bSK7IsQ5/xWi9NbMWZhxnG2bXxLSdU/MaZ2LU4uaGWIIdO/FZz2F0xMoPyFFGYn7wrWImvls= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725351186; c=relaxed/simple; bh=QBV/MOIGUVjWIZeIwmfVJGb1/8aTUlul7JrVaWV2UPw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=RHm9o8+xF5xT3fv5JBMyjU56c0m+B9H4fDH8Ay9/HrmB9kluL8s6n2nHIRZJoea9jueMCngLgaXpLOxCFVECkJCEDDzVqc41rD4sBr/Rw6siSrGipMQNrxVw3lh/KP3A+L9LwAdU9nk3SKi84cpraWXWk5OujVcFkDf3dYjZVAo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=XIfgGEq3; arc=none smtp.client-ip=198.47.23.249 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="XIfgGEq3" Received: from fllv0035.itg.ti.com ([10.64.41.0]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 4838CZ33115314; Tue, 3 Sep 2024 03:12:35 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1725351155; bh=4GZJbLNOpn535G4anUFDBiIBjTF7e7aYVbf7I06diZs=; h=From:Date:Subject:References:In-Reply-To:To:CC; b=XIfgGEq33AWLhFZTi9uzER9pSRDAEUaFmNUqWe2OKRlKU52udcxmcAx66tmYaiya3 bAGfJ22uUBQa6x/aZZWjAWxRB6+Va3UMPuExMRqdrvLmKM+WhXRNXQHvGnRCX2epOZ NW50ho2DBYKRT12NCAAMwgvxCMWko+3hztPI766Y= Received: from DFLE112.ent.ti.com (dfle112.ent.ti.com [10.64.6.33]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 4838CZc2010360 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 3 Sep 2024 03:12:35 -0500 Received: from DFLE101.ent.ti.com (10.64.6.22) by DFLE112.ent.ti.com (10.64.6.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Tue, 3 Sep 2024 03:12:35 -0500 Received: from lelvsmtp5.itg.ti.com (10.180.75.250) by DFLE101.ent.ti.com (10.64.6.22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Tue, 3 Sep 2024 03:12:34 -0500 Received: from [127.0.1.1] (uda0497581.dhcp.ti.com [10.24.68.185]) by lelvsmtp5.itg.ti.com (8.15.2/8.15.2) with ESMTP id 4838CQo9062032; Tue, 3 Sep 2024 03:12:31 -0500 From: Manorit Chawdhry Date: Tue, 3 Sep 2024 13:42:19 +0530 Subject: [PATCH RESEND v6 1/5] arm64: dts: ti: Refactor J784s4 SoC files to a common file Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20240903-b4-upstream-j742s2-v6-1-49d980fed889@ti.com> References: <20240903-b4-upstream-j742s2-v6-0-49d980fed889@ti.com> In-Reply-To: <20240903-b4-upstream-j742s2-v6-0-49d980fed889@ti.com> To: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: , , , Udit Kumar , Neha Malcom Francis , Aniket Limaye , Beleswar Padhi , Siddharth Vadapalli , Manorit Chawdhry X-Mailer: b4 0.15-dev X-Developer-Signature: v=1; a=ed25519-sha256; t=1725351146; l=116633; i=m-chawdhry@ti.com; s=20231127; h=from:subject:message-id; bh=QBV/MOIGUVjWIZeIwmfVJGb1/8aTUlul7JrVaWV2UPw=; b=ddejuQBDArzqX4O8+DG6egU91ERVTptgvBjh6Rg7tRzgjTNlIGJsmHlaMmNAWujOAsofOv03D M0xhRc5ovi0Ci9VUECYXeM4oKf3j1+iCMOrGff1mhzRDAQG/qekm4TX X-Developer-Key: i=m-chawdhry@ti.com; a=ed25519; pk=fsr6Tm39TvsTgfyfFQLk+nnqIz2sBA1PthfqqfiiYSs= X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Refactor J784s4 SoC files to a common file which uses the superset device to allow reuse in j742s2-evm which uses the subset part. Signed-off-by: Manorit Chawdhry Reviewed-by: Beleswar Padhi --- Notes: v6: - Rebased with conflicts - Added a comment for MSMC node runtime fixup (Udit) ...k3-j784s4.dtsi =3D> k3-j784s4-j742s2-common.dtsi} | 167 +- ...main.dtsi =3D> k3-j784s4-j742s2-main-common.dtsi} | 124 +- ...tsi =3D> k3-j784s4-j742s2-mcu-wakeup-common.dtsi} | 2 +- ...l.dtsi =3D> k3-j784s4-j742s2-thermal-common.dtsi} | 0 arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi | 2913 +---------------= ---- arch/arm64/boot/dts/ti/k3-j784s4.dtsi | 475 ++-- 6 files changed, 312 insertions(+), 3369 deletions(-) diff --git a/arch/arm64/boot/dts/ti/k3-j784s4.dtsi b/arch/arm64/boot/dts/ti= /k3-j784s4-j742s2-common.dtsi similarity index 61% copy from arch/arm64/boot/dts/ti/k3-j784s4.dtsi copy to arch/arm64/boot/dts/ti/k3-j784s4-j742s2-common.dtsi index 5e84c6b4f5ad..1dceff119a47 100644 --- a/arch/arm64/boot/dts/ti/k3-j784s4.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j784s4-j742s2-common.dtsi @@ -1,8 +1,9 @@ // SPDX-License-Identifier: GPL-2.0-only OR MIT /* - * Device Tree Source for J784S4 SoC Family + * Device Tree Source for J784S4 and J742S2 SoC Family * - * TRM (SPRUJ43 JULY 2022): https://www.ti.com/lit/zip/spruj52 + * TRM (j784s4) (SPRUJ43 JULY 2022): https://www.ti.com/lit/zip/spruj52 + * TRM (j742s2): https://www.ti.com/lit/pdf/spruje3 * * Copyright (C) 2022-2024 Texas Instruments Incorporated - https://www.ti= .com/ * @@ -15,166 +16,10 @@ #include "k3-pinctrl.h" =20 / { - model =3D "Texas Instruments K3 J784S4 SoC"; - compatible =3D "ti,j784s4"; interrupt-parent =3D <&gic500>; #address-cells =3D <2>; #size-cells =3D <2>; =20 - cpus { - #address-cells =3D <1>; - #size-cells =3D <0>; - cpu-map { - cluster0: cluster0 { - core0 { - cpu =3D <&cpu0>; - }; - - core1 { - cpu =3D <&cpu1>; - }; - - core2 { - cpu =3D <&cpu2>; - }; - - core3 { - cpu =3D <&cpu3>; - }; - }; - - cluster1: cluster1 { - core0 { - cpu =3D <&cpu4>; - }; - - core1 { - cpu =3D <&cpu5>; - }; - - core2 { - cpu =3D <&cpu6>; - }; - - core3 { - cpu =3D <&cpu7>; - }; - }; - }; - - cpu0: cpu@0 { - compatible =3D "arm,cortex-a72"; - reg =3D <0x000>; - device_type =3D "cpu"; - enable-method =3D "psci"; - i-cache-size =3D <0xc000>; - i-cache-line-size =3D <64>; - i-cache-sets =3D <256>; - d-cache-size =3D <0x8000>; - d-cache-line-size =3D <64>; - d-cache-sets =3D <256>; - next-level-cache =3D <&L2_0>; - }; - - cpu1: cpu@1 { - compatible =3D "arm,cortex-a72"; - reg =3D <0x001>; - device_type =3D "cpu"; - enable-method =3D "psci"; - i-cache-size =3D <0xc000>; - i-cache-line-size =3D <64>; - i-cache-sets =3D <256>; - d-cache-size =3D <0x8000>; - d-cache-line-size =3D <64>; - d-cache-sets =3D <256>; - next-level-cache =3D <&L2_0>; - }; - - cpu2: cpu@2 { - compatible =3D "arm,cortex-a72"; - reg =3D <0x002>; - device_type =3D "cpu"; - enable-method =3D "psci"; - i-cache-size =3D <0xc000>; - i-cache-line-size =3D <64>; - i-cache-sets =3D <256>; - d-cache-size =3D <0x8000>; - d-cache-line-size =3D <64>; - d-cache-sets =3D <256>; - next-level-cache =3D <&L2_0>; - }; - - cpu3: cpu@3 { - compatible =3D "arm,cortex-a72"; - reg =3D <0x003>; - device_type =3D "cpu"; - enable-method =3D "psci"; - i-cache-size =3D <0xc000>; - i-cache-line-size =3D <64>; - i-cache-sets =3D <256>; - d-cache-size =3D <0x8000>; - d-cache-line-size =3D <64>; - d-cache-sets =3D <256>; - next-level-cache =3D <&L2_0>; - }; - - cpu4: cpu@100 { - compatible =3D "arm,cortex-a72"; - reg =3D <0x100>; - device_type =3D "cpu"; - enable-method =3D "psci"; - i-cache-size =3D <0xc000>; - i-cache-line-size =3D <64>; - i-cache-sets =3D <256>; - d-cache-size =3D <0x8000>; - d-cache-line-size =3D <64>; - d-cache-sets =3D <256>; - next-level-cache =3D <&L2_1>; - }; - - cpu5: cpu@101 { - compatible =3D "arm,cortex-a72"; - reg =3D <0x101>; - device_type =3D "cpu"; - enable-method =3D "psci"; - i-cache-size =3D <0xc000>; - i-cache-line-size =3D <64>; - i-cache-sets =3D <256>; - d-cache-size =3D <0x8000>; - d-cache-line-size =3D <64>; - d-cache-sets =3D <256>; - next-level-cache =3D <&L2_1>; - }; - - cpu6: cpu@102 { - compatible =3D "arm,cortex-a72"; - reg =3D <0x102>; - device_type =3D "cpu"; - enable-method =3D "psci"; - i-cache-size =3D <0xc000>; - i-cache-line-size =3D <64>; - i-cache-sets =3D <256>; - d-cache-size =3D <0x8000>; - d-cache-line-size =3D <64>; - d-cache-sets =3D <256>; - next-level-cache =3D <&L2_1>; - }; - - cpu7: cpu@103 { - compatible =3D "arm,cortex-a72"; - reg =3D <0x103>; - device_type =3D "cpu"; - enable-method =3D "psci"; - i-cache-size =3D <0xc000>; - i-cache-line-size =3D <64>; - i-cache-sets =3D <256>; - d-cache-size =3D <0x8000>; - d-cache-line-size =3D <64>; - d-cache-sets =3D <256>; - next-level-cache =3D <&L2_1>; - }; - }; - L2_0: l2-cache0 { compatible =3D "cache"; cache-level =3D <2>; @@ -294,10 +139,10 @@ cbass_mcu_wakeup: bus@28380000 { }; =20 thermal_zones: thermal-zones { - #include "k3-j784s4-thermal.dtsi" + #include "k3-j784s4-j742s2-thermal-common.dtsi" }; }; =20 /* Now include peripherals from each bus segment */ -#include "k3-j784s4-main.dtsi" -#include "k3-j784s4-mcu-wakeup.dtsi" +#include "k3-j784s4-j742s2-main-common.dtsi" +#include "k3-j784s4-j742s2-mcu-wakeup-common.dtsi" diff --git a/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi b/arch/arm64/boot/d= ts/ti/k3-j784s4-j742s2-main-common.dtsi similarity index 95% copy from arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi copy to arch/arm64/boot/dts/ti/k3-j784s4-j742s2-main-common.dtsi index e73bb750b09a..7721852c1f68 100644 --- a/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j784s4-j742s2-main-common.dtsi @@ -1,6 +1,6 @@ // SPDX-License-Identifier: GPL-2.0-only OR MIT /* - * Device Tree Source for J784S4 SoC Family Main Domain peripherals + * Device Tree Source for J784S4 and J742S2 SoC Family Main Domain periphe= rals * * Copyright (C) 2022-2024 Texas Instruments Incorporated - https://www.ti= .com/ */ @@ -21,6 +21,10 @@ serdes_refclk: clock-serdes { }; =20 &cbass_main { + /* + * MSMC is configured by bootloaders and a runtime fixup is done in the + * DT for this node + */ msmc_ram: sram@70000000 { compatible =3D "mmio-sram"; reg =3D <0x00 0x70000000 0x00 0x800000>; @@ -71,16 +75,6 @@ pcie1_ctrl: pcie1-ctrl@4074 { reg =3D <0x4074 0x4>; }; =20 - pcie2_ctrl: pcie2-ctrl@4078 { - compatible =3D "ti,j784s4-pcie-ctrl", "syscon"; - reg =3D <0x4078 0x4>; - }; - - pcie3_ctrl: pcie3-ctrl@407c { - compatible =3D "ti,j784s4-pcie-ctrl", "syscon"; - reg =3D <0x407c 0x4>; - }; - serdes_ln_ctrl: mux-controller@4080 { compatible =3D "reg-mux"; reg =3D <0x00004080 0x30>; @@ -1112,64 +1106,6 @@ pcie1_rc: pcie@2910000 { status =3D "disabled"; }; =20 - pcie2_rc: pcie@2920000 { - compatible =3D "ti,j784s4-pcie-host"; - reg =3D <0x00 0x02920000 0x00 0x1000>, - <0x00 0x02927000 0x00 0x400>, - <0x00 0x0e000000 0x00 0x00800000>, - <0x44 0x00000000 0x00 0x00001000>; - reg-names =3D "intd_cfg", "user_cfg", "reg", "cfg"; - interrupt-names =3D "link_state"; - interrupts =3D ; - device_type =3D "pci"; - ti,syscon-pcie-ctrl =3D <&pcie2_ctrl 0x0>; - max-link-speed =3D <3>; - num-lanes =3D <2>; - power-domains =3D <&k3_pds 334 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 334 0>; - clock-names =3D "fck"; - #address-cells =3D <3>; - #size-cells =3D <2>; - bus-range =3D <0x0 0xff>; - vendor-id =3D <0x104c>; - device-id =3D <0xb012>; - msi-map =3D <0x0 &gic_its 0x20000 0x10000>; - dma-coherent; - ranges =3D <0x01000000 0x0 0x00001000 0x44 0x00001000 0x0 0x0010000>, - <0x02000000 0x0 0x00011000 0x44 0x00011000 0x0 0x7fef000>; - dma-ranges =3D <0x02000000 0x0 0x0 0x0 0x0 0x10000 0x0>; - status =3D "disabled"; - }; - - pcie3_rc: pcie@2930000 { - compatible =3D "ti,j784s4-pcie-host"; - reg =3D <0x00 0x02930000 0x00 0x1000>, - <0x00 0x02937000 0x00 0x400>, - <0x00 0x0e800000 0x00 0x00800000>, - <0x44 0x10000000 0x00 0x00001000>; - reg-names =3D "intd_cfg", "user_cfg", "reg", "cfg"; - interrupt-names =3D "link_state"; - interrupts =3D ; - device_type =3D "pci"; - ti,syscon-pcie-ctrl =3D <&pcie3_ctrl 0x0>; - max-link-speed =3D <3>; - num-lanes =3D <2>; - power-domains =3D <&k3_pds 335 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 335 0>; - clock-names =3D "fck"; - #address-cells =3D <3>; - #size-cells =3D <2>; - bus-range =3D <0x0 0xff>; - vendor-id =3D <0x104c>; - device-id =3D <0xb012>; - msi-map =3D <0x0 &gic_its 0x30000 0x10000>; - dma-coherent; - ranges =3D <0x01000000 0x0 0x00001000 0x44 0x10001000 0x0 0x0010000>, - <0x02000000 0x0 0x00011000 0x44 0x10011000 0x0 0x7fef000>; - dma-ranges =3D <0x02000000 0x0 0x0 0x0 0x0 0x10000 0x0>; - status =3D "disabled"; - }; - serdes_wiz0: wiz@5060000 { compatible =3D "ti,j784s4-wiz-10g"; #address-cells =3D <1>; @@ -1244,43 +1180,6 @@ serdes1: serdes@5070000 { }; }; =20 - serdes_wiz2: wiz@5020000 { - compatible =3D "ti,j784s4-wiz-10g"; - #address-cells =3D <1>; - #size-cells =3D <1>; - power-domains =3D <&k3_pds 406 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 406 2>, <&k3_clks 406 6>, <&serdes_refclk>, <&k3_cl= ks 406 5>; - clock-names =3D "fck", "core_ref_clk", "ext_ref_clk", "core_ref1_clk"; - assigned-clocks =3D <&k3_clks 406 6>; - assigned-clock-parents =3D <&k3_clks 406 10>; - num-lanes =3D <4>; - #reset-cells =3D <1>; - #clock-cells =3D <1>; - ranges =3D <0x05020000 0x00 0x05020000 0x10000>; - status =3D "disabled"; - - serdes2: serdes@5020000 { - compatible =3D "ti,j721e-serdes-10g"; - reg =3D <0x05020000 0x010000>; - reg-names =3D "torrent_phy"; - resets =3D <&serdes_wiz2 0>; - reset-names =3D "torrent_reset"; - clocks =3D <&serdes_wiz2 TI_WIZ_PLL0_REFCLK>, - <&serdes_wiz2 TI_WIZ_PHY_EN_REFCLK>; - clock-names =3D "refclk", "phy_en_refclk"; - assigned-clocks =3D <&serdes_wiz2 TI_WIZ_PLL0_REFCLK>, - <&serdes_wiz2 TI_WIZ_PLL1_REFCLK>, - <&serdes_wiz2 TI_WIZ_REFCLK_DIG>; - assigned-clock-parents =3D <&k3_clks 406 6>, - <&k3_clks 406 6>, - <&k3_clks 406 6>; - #address-cells =3D <1>; - #size-cells =3D <0>; - #clock-cells =3D <1>; - status =3D "disabled"; - }; - }; - serdes_wiz4: wiz@5050000 { compatible =3D "ti,j784s4-wiz-10g"; #address-cells =3D <1>; @@ -2405,19 +2304,6 @@ c71_2: dsp@66800000 { status =3D "disabled"; }; =20 - c71_3: dsp@67800000 { - compatible =3D "ti,j721s2-c71-dsp"; - reg =3D <0x00 0x67800000 0x00 0x00080000>, - <0x00 0x67e00000 0x00 0x0000c000>; - reg-names =3D "l2sram", "l1dram"; - ti,sci =3D <&sms>; - ti,sci-dev-id =3D <40>; - ti,sci-proc-ids =3D <0x33 0xff>; - resets =3D <&k3_reset 40 1>; - firmware-name =3D "j784s4-c71_3-fw"; - status =3D "disabled"; - }; - main_esm: esm@700000 { compatible =3D "ti,j721e-esm"; reg =3D <0x00 0x700000 0x00 0x1000>; diff --git a/arch/arm64/boot/dts/ti/k3-j784s4-mcu-wakeup.dtsi b/arch/arm64/= boot/dts/ti/k3-j784s4-j742s2-mcu-wakeup-common.dtsi similarity index 99% rename from arch/arm64/boot/dts/ti/k3-j784s4-mcu-wakeup.dtsi rename to arch/arm64/boot/dts/ti/k3-j784s4-j742s2-mcu-wakeup-common.dtsi index f603380fc91c..cba8d0e64f2e 100644 --- a/arch/arm64/boot/dts/ti/k3-j784s4-mcu-wakeup.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j784s4-j742s2-mcu-wakeup-common.dtsi @@ -1,6 +1,6 @@ // SPDX-License-Identifier: GPL-2.0-only OR MIT /* - * Device Tree Source for J784S4 SoC Family MCU/WAKEUP Domain peripherals + * Device Tree Source for J784S4 and J742S2 SoC Family MCU/WAKEUP Domain p= eripherals * * Copyright (C) 2022-2024 Texas Instruments Incorporated - https://www.ti= .com/ */ diff --git a/arch/arm64/boot/dts/ti/k3-j784s4-thermal.dtsi b/arch/arm64/boo= t/dts/ti/k3-j784s4-j742s2-thermal-common.dtsi similarity index 100% rename from arch/arm64/boot/dts/ti/k3-j784s4-thermal.dtsi rename to arch/arm64/boot/dts/ti/k3-j784s4-j742s2-thermal-common.dtsi diff --git a/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi b/arch/arm64/boot/d= ts/ti/k3-j784s4-main.dtsi dissimilarity index 95% index e73bb750b09a..0160fe0da983 100644 --- a/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi @@ -1,2785 +1,128 @@ -// SPDX-License-Identifier: GPL-2.0-only OR MIT -/* - * Device Tree Source for J784S4 SoC Family Main Domain peripherals - * - * Copyright (C) 2022-2024 Texas Instruments Incorporated - https://www.ti= .com/ - */ - -#include -#include -#include - -#include "k3-serdes.h" - -/ { - serdes_refclk: clock-serdes { - #clock-cells =3D <0>; - compatible =3D "fixed-clock"; - /* To be enabled when serdes_wiz* is functional */ - status =3D "disabled"; - }; -}; - -&cbass_main { - msmc_ram: sram@70000000 { - compatible =3D "mmio-sram"; - reg =3D <0x00 0x70000000 0x00 0x800000>; - #address-cells =3D <1>; - #size-cells =3D <1>; - ranges =3D <0x00 0x00 0x70000000 0x800000>; - - atf-sram@0 { - reg =3D <0x00 0x20000>; - }; - - tifs-sram@1f0000 { - reg =3D <0x1f0000 0x10000>; - }; - - l3cache-sram@200000 { - reg =3D <0x200000 0x200000>; - }; - }; - - scm_conf: bus@100000 { - compatible =3D "simple-bus"; - reg =3D <0x00 0x00100000 0x00 0x1c000>; - #address-cells =3D <1>; - #size-cells =3D <1>; - ranges =3D <0x00 0x00 0x00100000 0x1c000>; - - cpsw1_phy_gmii_sel: phy@4034 { - compatible =3D "ti,am654-phy-gmii-sel"; - reg =3D <0x4034 0x4>; - #phy-cells =3D <1>; - }; - - cpsw0_phy_gmii_sel: phy@4044 { - compatible =3D "ti,j784s4-cpsw9g-phy-gmii-sel"; - reg =3D <0x4044 0x20>; - #phy-cells =3D <1>; - ti,qsgmii-main-ports =3D <7>, <7>; - }; - - pcie0_ctrl: pcie0-ctrl@4070 { - compatible =3D "ti,j784s4-pcie-ctrl", "syscon"; - reg =3D <0x4070 0x4>; - }; - - pcie1_ctrl: pcie1-ctrl@4074 { - compatible =3D "ti,j784s4-pcie-ctrl", "syscon"; - reg =3D <0x4074 0x4>; - }; - - pcie2_ctrl: pcie2-ctrl@4078 { - compatible =3D "ti,j784s4-pcie-ctrl", "syscon"; - reg =3D <0x4078 0x4>; - }; - - pcie3_ctrl: pcie3-ctrl@407c { - compatible =3D "ti,j784s4-pcie-ctrl", "syscon"; - reg =3D <0x407c 0x4>; - }; - - serdes_ln_ctrl: mux-controller@4080 { - compatible =3D "reg-mux"; - reg =3D <0x00004080 0x30>; - #mux-control-cells =3D <1>; - mux-reg-masks =3D <0x0 0x3>, <0x4 0x3>, /* SERDES0 lane0/1 select */ - <0x8 0x3>, <0xc 0x3>, /* SERDES0 lane2/3 select */ - <0x10 0x3>, <0x14 0x3>, /* SERDES1 lane0/1 select */ - <0x18 0x3>, <0x1c 0x3>, /* SERDES1 lane2/3 select */ - <0x20 0x3>, <0x24 0x3>, /* SERDES2 lane0/1 select */ - <0x28 0x3>, <0x2c 0x3>; /* SERDES2 lane2/3 select */ - idle-states =3D , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - ; - }; - - usb_serdes_mux: mux-controller@4000 { - compatible =3D "reg-mux"; - reg =3D <0x4000 0x4>; - #mux-control-cells =3D <1>; - mux-reg-masks =3D <0x0 0x8000000>; /* USB0 to SERDES0 lane 3 mux */ - }; - - ehrpwm_tbclk: clock-controller@4140 { - compatible =3D "ti,am654-ehrpwm-tbclk"; - reg =3D <0x4140 0x18>; - #clock-cells =3D <1>; - }; - - audio_refclk1: clock@82e4 { - compatible =3D "ti,am62-audio-refclk"; - reg =3D <0x82e4 0x4>; - clocks =3D <&k3_clks 157 34>; - assigned-clocks =3D <&k3_clks 157 34>; - assigned-clock-parents =3D <&k3_clks 157 63>; - #clock-cells =3D <0>; - }; - }; - - main_ehrpwm0: pwm@3000000 { - compatible =3D "ti,am654-ehrpwm", "ti,am3352-ehrpwm"; - reg =3D <0x00 0x3000000 0x00 0x100>; - clocks =3D <&ehrpwm_tbclk 0>, <&k3_clks 219 0>; - clock-names =3D "tbclk", "fck"; - power-domains =3D <&k3_pds 219 TI_SCI_PD_EXCLUSIVE>; - #pwm-cells =3D <3>; - status =3D "disabled"; - }; - - main_ehrpwm1: pwm@3010000 { - compatible =3D "ti,am654-ehrpwm", "ti,am3352-ehrpwm"; - reg =3D <0x00 0x3010000 0x00 0x100>; - clocks =3D <&ehrpwm_tbclk 1>, <&k3_clks 220 0>; - clock-names =3D "tbclk", "fck"; - power-domains =3D <&k3_pds 220 TI_SCI_PD_EXCLUSIVE>; - #pwm-cells =3D <3>; - status =3D "disabled"; - }; - - main_ehrpwm2: pwm@3020000 { - compatible =3D "ti,am654-ehrpwm", "ti,am3352-ehrpwm"; - reg =3D <0x00 0x3020000 0x00 0x100>; - clocks =3D <&ehrpwm_tbclk 2>, <&k3_clks 221 0>; - clock-names =3D "tbclk", "fck"; - power-domains =3D <&k3_pds 221 TI_SCI_PD_EXCLUSIVE>; - #pwm-cells =3D <3>; - status =3D "disabled"; - }; - - main_ehrpwm3: pwm@3030000 { - compatible =3D "ti,am654-ehrpwm", "ti,am3352-ehrpwm"; - reg =3D <0x00 0x3030000 0x00 0x100>; - clocks =3D <&ehrpwm_tbclk 3>, <&k3_clks 222 0>; - clock-names =3D "tbclk", "fck"; - power-domains =3D <&k3_pds 222 TI_SCI_PD_EXCLUSIVE>; - #pwm-cells =3D <3>; - status =3D "disabled"; - }; - - main_ehrpwm4: pwm@3040000 { - compatible =3D "ti,am654-ehrpwm", "ti,am3352-ehrpwm"; - reg =3D <0x00 0x3040000 0x00 0x100>; - clocks =3D <&ehrpwm_tbclk 4>, <&k3_clks 223 0>; - clock-names =3D "tbclk", "fck"; - power-domains =3D <&k3_pds 223 TI_SCI_PD_EXCLUSIVE>; - #pwm-cells =3D <3>; - status =3D "disabled"; - }; - - main_ehrpwm5: pwm@3050000 { - compatible =3D "ti,am654-ehrpwm", "ti,am3352-ehrpwm"; - reg =3D <0x00 0x3050000 0x00 0x100>; - clocks =3D <&ehrpwm_tbclk 5>, <&k3_clks 224 0>; - clock-names =3D "tbclk", "fck"; - power-domains =3D <&k3_pds 224 TI_SCI_PD_EXCLUSIVE>; - #pwm-cells =3D <3>; - status =3D "disabled"; - }; - - gic500: interrupt-controller@1800000 { - compatible =3D "arm,gic-v3"; - #address-cells =3D <2>; - #size-cells =3D <2>; - ranges; - #interrupt-cells =3D <3>; - interrupt-controller; - reg =3D <0x00 0x01800000 0x00 0x200000>, /* GICD */ - <0x00 0x01900000 0x00 0x100000>, /* GICR */ - <0x00 0x6f000000 0x00 0x2000>, /* GICC */ - <0x00 0x6f010000 0x00 0x1000>, /* GICH */ - <0x00 0x6f020000 0x00 0x2000>; /* GICV */ - - /* vcpumntirq: virtual CPU interface maintenance interrupt */ - interrupts =3D ; - - gic_its: msi-controller@1820000 { - compatible =3D "arm,gic-v3-its"; - reg =3D <0x00 0x01820000 0x00 0x10000>; - socionext,synquacer-pre-its =3D <0x1000000 0x400000>; - msi-controller; - #msi-cells =3D <1>; - }; - }; - - main_gpio_intr: interrupt-controller@a00000 { - compatible =3D "ti,sci-intr"; - reg =3D <0x00 0x00a00000 0x00 0x800>; - ti,intr-trigger-type =3D <1>; - interrupt-controller; - interrupt-parent =3D <&gic500>; - #interrupt-cells =3D <1>; - ti,sci =3D <&sms>; - ti,sci-dev-id =3D <10>; - ti,interrupt-ranges =3D <8 392 56>; - }; - - main_pmx0: pinctrl@11c000 { - compatible =3D "pinctrl-single"; - /* Proxy 0 addressing */ - reg =3D <0x00 0x11c000 0x00 0x120>; - #pinctrl-cells =3D <1>; - pinctrl-single,register-width =3D <32>; - pinctrl-single,function-mask =3D <0xffffffff>; - }; - - /* TIMERIO pad input CTRLMMR_TIMER*_CTRL registers */ - main_timerio_input: pinctrl@104200 { - compatible =3D "pinctrl-single"; - reg =3D <0x00 0x104200 0x00 0x50>; - #pinctrl-cells =3D <1>; - pinctrl-single,register-width =3D <32>; - pinctrl-single,function-mask =3D <0x00000007>; - }; - - /* TIMERIO pad output CTCTRLMMR_TIMERIO*_CTRL registers */ - main_timerio_output: pinctrl@104280 { - compatible =3D "pinctrl-single"; - reg =3D <0x00 0x104280 0x00 0x20>; - #pinctrl-cells =3D <1>; - pinctrl-single,register-width =3D <32>; - pinctrl-single,function-mask =3D <0x0000001f>; - }; - - main_crypto: crypto@4e00000 { - compatible =3D "ti,j721e-sa2ul"; - reg =3D <0x00 0x4e00000 0x00 0x1200>; - power-domains =3D <&k3_pds 369 TI_SCI_PD_EXCLUSIVE>; - #address-cells =3D <2>; - #size-cells =3D <2>; - ranges =3D <0x00 0x04e00000 0x00 0x04e00000 0x00 0x30000>; - - dmas =3D <&main_udmap 0xca40>, <&main_udmap 0x4a40>, - <&main_udmap 0x4a41>; - dma-names =3D "tx", "rx1", "rx2"; - - rng: rng@4e10000 { - compatible =3D "inside-secure,safexcel-eip76"; - reg =3D <0x00 0x4e10000 0x00 0x7d>; - interrupts =3D ; - }; - }; - - main_timer0: timer@2400000 { - compatible =3D "ti,am654-timer"; - reg =3D <0x00 0x2400000 0x00 0x400>; - interrupts =3D ; - clocks =3D <&k3_clks 97 2>; - clock-names =3D "fck"; - assigned-clocks =3D <&k3_clks 97 2>; - assigned-clock-parents =3D <&k3_clks 97 3>; - power-domains =3D <&k3_pds 97 TI_SCI_PD_EXCLUSIVE>; - ti,timer-pwm; - }; - - main_timer1: timer@2410000 { - compatible =3D "ti,am654-timer"; - reg =3D <0x00 0x2410000 0x00 0x400>; - interrupts =3D ; - clocks =3D <&k3_clks 98 2>; - clock-names =3D "fck"; - assigned-clocks =3D <&k3_clks 98 2>; - assigned-clock-parents =3D <&k3_clks 98 3>; - power-domains =3D <&k3_pds 98 TI_SCI_PD_EXCLUSIVE>; - ti,timer-pwm; - }; - - main_timer2: timer@2420000 { - compatible =3D "ti,am654-timer"; - reg =3D <0x00 0x2420000 0x00 0x400>; - interrupts =3D ; - clocks =3D <&k3_clks 99 2>; - clock-names =3D "fck"; - assigned-clocks =3D <&k3_clks 99 2>; - assigned-clock-parents =3D <&k3_clks 99 3>; - power-domains =3D <&k3_pds 99 TI_SCI_PD_EXCLUSIVE>; - ti,timer-pwm; - }; - - main_timer3: timer@2430000 { - compatible =3D "ti,am654-timer"; - reg =3D <0x00 0x2430000 0x00 0x400>; - interrupts =3D ; - clocks =3D <&k3_clks 100 2>; - clock-names =3D "fck"; - assigned-clocks =3D <&k3_clks 100 2>; - assigned-clock-parents =3D <&k3_clks 100 3>; - power-domains =3D <&k3_pds 100 TI_SCI_PD_EXCLUSIVE>; - ti,timer-pwm; - }; - - main_timer4: timer@2440000 { - compatible =3D "ti,am654-timer"; - reg =3D <0x00 0x2440000 0x00 0x400>; - interrupts =3D ; - clocks =3D <&k3_clks 101 2>; - clock-names =3D "fck"; - assigned-clocks =3D <&k3_clks 101 2>; - assigned-clock-parents =3D <&k3_clks 101 3>; - power-domains =3D <&k3_pds 101 TI_SCI_PD_EXCLUSIVE>; - ti,timer-pwm; - }; - - main_timer5: timer@2450000 { - compatible =3D "ti,am654-timer"; - reg =3D <0x00 0x2450000 0x00 0x400>; - interrupts =3D ; - clocks =3D <&k3_clks 102 2>; - clock-names =3D "fck"; - assigned-clocks =3D <&k3_clks 102 2>; - assigned-clock-parents =3D <&k3_clks 102 3>; - power-domains =3D <&k3_pds 102 TI_SCI_PD_EXCLUSIVE>; - ti,timer-pwm; - }; - - main_timer6: timer@2460000 { - compatible =3D "ti,am654-timer"; - reg =3D <0x00 0x2460000 0x00 0x400>; - interrupts =3D ; - clocks =3D <&k3_clks 103 2>; - clock-names =3D "fck"; - assigned-clocks =3D <&k3_clks 103 2>; - assigned-clock-parents =3D <&k3_clks 103 3>; - power-domains =3D <&k3_pds 103 TI_SCI_PD_EXCLUSIVE>; - ti,timer-pwm; - }; - - main_timer7: timer@2470000 { - compatible =3D "ti,am654-timer"; - reg =3D <0x00 0x2470000 0x00 0x400>; - interrupts =3D ; - clocks =3D <&k3_clks 104 2>; - clock-names =3D "fck"; - assigned-clocks =3D <&k3_clks 104 2>; - assigned-clock-parents =3D <&k3_clks 104 3>; - power-domains =3D <&k3_pds 104 TI_SCI_PD_EXCLUSIVE>; - ti,timer-pwm; - }; - - main_timer8: timer@2480000 { - compatible =3D "ti,am654-timer"; - reg =3D <0x00 0x2480000 0x00 0x400>; - interrupts =3D ; - clocks =3D <&k3_clks 105 2>; - clock-names =3D "fck"; - assigned-clocks =3D <&k3_clks 105 2>; - assigned-clock-parents =3D <&k3_clks 105 3>; - power-domains =3D <&k3_pds 105 TI_SCI_PD_EXCLUSIVE>; - ti,timer-pwm; - }; - - main_timer9: timer@2490000 { - compatible =3D "ti,am654-timer"; - reg =3D <0x00 0x2490000 0x00 0x400>; - interrupts =3D ; - clocks =3D <&k3_clks 106 2>; - clock-names =3D "fck"; - assigned-clocks =3D <&k3_clks 106 2>; - assigned-clock-parents =3D <&k3_clks 106 3>; - power-domains =3D <&k3_pds 106 TI_SCI_PD_EXCLUSIVE>; - ti,timer-pwm; - }; - - main_timer10: timer@24a0000 { - compatible =3D "ti,am654-timer"; - reg =3D <0x00 0x24a0000 0x00 0x400>; - interrupts =3D ; - clocks =3D <&k3_clks 107 2>; - clock-names =3D "fck"; - assigned-clocks =3D <&k3_clks 107 2>; - assigned-clock-parents =3D <&k3_clks 107 3>; - power-domains =3D <&k3_pds 107 TI_SCI_PD_EXCLUSIVE>; - ti,timer-pwm; - }; - - main_timer11: timer@24b0000 { - compatible =3D "ti,am654-timer"; - reg =3D <0x00 0x24b0000 0x00 0x400>; - interrupts =3D ; - clocks =3D <&k3_clks 108 2>; - clock-names =3D "fck"; - assigned-clocks =3D <&k3_clks 108 2>; - assigned-clock-parents =3D <&k3_clks 108 3>; - power-domains =3D <&k3_pds 108 TI_SCI_PD_EXCLUSIVE>; - ti,timer-pwm; - }; - - main_timer12: timer@24c0000 { - compatible =3D "ti,am654-timer"; - reg =3D <0x00 0x24c0000 0x00 0x400>; - interrupts =3D ; - clocks =3D <&k3_clks 109 2>; - clock-names =3D "fck"; - assigned-clocks =3D <&k3_clks 109 2>; - assigned-clock-parents =3D <&k3_clks 109 3>; - power-domains =3D <&k3_pds 109 TI_SCI_PD_EXCLUSIVE>; - ti,timer-pwm; - }; - - main_timer13: timer@24d0000 { - compatible =3D "ti,am654-timer"; - reg =3D <0x00 0x24d0000 0x00 0x400>; - interrupts =3D ; - clocks =3D <&k3_clks 110 2>; - clock-names =3D "fck"; - assigned-clocks =3D <&k3_clks 110 2>; - assigned-clock-parents =3D <&k3_clks 110 3>; - power-domains =3D <&k3_pds 110 TI_SCI_PD_EXCLUSIVE>; - ti,timer-pwm; - }; - - main_timer14: timer@24e0000 { - compatible =3D "ti,am654-timer"; - reg =3D <0x00 0x24e0000 0x00 0x400>; - interrupts =3D ; - clocks =3D <&k3_clks 111 2>; - clock-names =3D "fck"; - assigned-clocks =3D <&k3_clks 111 2>; - assigned-clock-parents =3D <&k3_clks 111 3>; - power-domains =3D <&k3_pds 111 TI_SCI_PD_EXCLUSIVE>; - ti,timer-pwm; - }; - - main_timer15: timer@24f0000 { - compatible =3D "ti,am654-timer"; - reg =3D <0x00 0x24f0000 0x00 0x400>; - interrupts =3D ; - clocks =3D <&k3_clks 112 2>; - clock-names =3D "fck"; - assigned-clocks =3D <&k3_clks 112 2>; - assigned-clock-parents =3D <&k3_clks 112 3>; - power-domains =3D <&k3_pds 112 TI_SCI_PD_EXCLUSIVE>; - ti,timer-pwm; - }; - - main_timer16: timer@2500000 { - compatible =3D "ti,am654-timer"; - reg =3D <0x00 0x2500000 0x00 0x400>; - interrupts =3D ; - clocks =3D <&k3_clks 113 2>; - clock-names =3D "fck"; - assigned-clocks =3D <&k3_clks 113 2>; - assigned-clock-parents =3D <&k3_clks 113 3>; - power-domains =3D <&k3_pds 113 TI_SCI_PD_EXCLUSIVE>; - ti,timer-pwm; - }; - - main_timer17: timer@2510000 { - compatible =3D "ti,am654-timer"; - reg =3D <0x00 0x2510000 0x00 0x400>; - interrupts =3D ; - clocks =3D <&k3_clks 114 2>; - clock-names =3D "fck"; - assigned-clocks =3D <&k3_clks 114 2>; - assigned-clock-parents =3D <&k3_clks 114 3>; - power-domains =3D <&k3_pds 114 TI_SCI_PD_EXCLUSIVE>; - ti,timer-pwm; - }; - - main_timer18: timer@2520000 { - compatible =3D "ti,am654-timer"; - reg =3D <0x00 0x2520000 0x00 0x400>; - interrupts =3D ; - clocks =3D <&k3_clks 115 2>; - clock-names =3D "fck"; - assigned-clocks =3D <&k3_clks 115 2>; - assigned-clock-parents =3D <&k3_clks 115 3>; - power-domains =3D <&k3_pds 115 TI_SCI_PD_EXCLUSIVE>; - ti,timer-pwm; - }; - - main_timer19: timer@2530000 { - compatible =3D "ti,am654-timer"; - reg =3D <0x00 0x2530000 0x00 0x400>; - interrupts =3D ; - clocks =3D <&k3_clks 116 2>; - clock-names =3D "fck"; - assigned-clocks =3D <&k3_clks 116 2>; - assigned-clock-parents =3D <&k3_clks 116 3>; - power-domains =3D <&k3_pds 116 TI_SCI_PD_EXCLUSIVE>; - ti,timer-pwm; - }; - - main_uart0: serial@2800000 { - compatible =3D "ti,j721e-uart", "ti,am654-uart"; - reg =3D <0x00 0x02800000 0x00 0x200>; - interrupts =3D ; - clocks =3D <&k3_clks 146 0>; - clock-names =3D "fclk"; - power-domains =3D <&k3_pds 146 TI_SCI_PD_EXCLUSIVE>; - status =3D "disabled"; - }; - - main_uart1: serial@2810000 { - compatible =3D "ti,j721e-uart", "ti,am654-uart"; - reg =3D <0x00 0x02810000 0x00 0x200>; - interrupts =3D ; - clocks =3D <&k3_clks 388 0>; - clock-names =3D "fclk"; - power-domains =3D <&k3_pds 388 TI_SCI_PD_EXCLUSIVE>; - status =3D "disabled"; - }; - - main_uart2: serial@2820000 { - compatible =3D "ti,j721e-uart", "ti,am654-uart"; - reg =3D <0x00 0x02820000 0x00 0x200>; - interrupts =3D ; - clocks =3D <&k3_clks 389 0>; - clock-names =3D "fclk"; - power-domains =3D <&k3_pds 389 TI_SCI_PD_EXCLUSIVE>; - status =3D "disabled"; - }; - - main_uart3: serial@2830000 { - compatible =3D "ti,j721e-uart", "ti,am654-uart"; - reg =3D <0x00 0x02830000 0x00 0x200>; - interrupts =3D ; - clocks =3D <&k3_clks 390 0>; - clock-names =3D "fclk"; - power-domains =3D <&k3_pds 390 TI_SCI_PD_EXCLUSIVE>; - status =3D "disabled"; - }; - - main_uart4: serial@2840000 { - compatible =3D "ti,j721e-uart", "ti,am654-uart"; - reg =3D <0x00 0x02840000 0x00 0x200>; - interrupts =3D ; - clocks =3D <&k3_clks 391 0>; - clock-names =3D "fclk"; - power-domains =3D <&k3_pds 391 TI_SCI_PD_EXCLUSIVE>; - status =3D "disabled"; - }; - - main_uart5: serial@2850000 { - compatible =3D "ti,j721e-uart", "ti,am654-uart"; - reg =3D <0x00 0x02850000 0x00 0x200>; - interrupts =3D ; - clocks =3D <&k3_clks 392 0>; - clock-names =3D "fclk"; - power-domains =3D <&k3_pds 392 TI_SCI_PD_EXCLUSIVE>; - status =3D "disabled"; - }; - - main_uart6: serial@2860000 { - compatible =3D "ti,j721e-uart", "ti,am654-uart"; - reg =3D <0x00 0x02860000 0x00 0x200>; - interrupts =3D ; - clocks =3D <&k3_clks 393 0>; - clock-names =3D "fclk"; - power-domains =3D <&k3_pds 393 TI_SCI_PD_EXCLUSIVE>; - status =3D "disabled"; - }; - - main_uart7: serial@2870000 { - compatible =3D "ti,j721e-uart", "ti,am654-uart"; - reg =3D <0x00 0x02870000 0x00 0x200>; - interrupts =3D ; - clocks =3D <&k3_clks 394 0>; - clock-names =3D "fclk"; - power-domains =3D <&k3_pds 394 TI_SCI_PD_EXCLUSIVE>; - status =3D "disabled"; - }; - - main_uart8: serial@2880000 { - compatible =3D "ti,j721e-uart", "ti,am654-uart"; - reg =3D <0x00 0x02880000 0x00 0x200>; - interrupts =3D ; - clocks =3D <&k3_clks 395 0>; - clock-names =3D "fclk"; - power-domains =3D <&k3_pds 395 TI_SCI_PD_EXCLUSIVE>; - status =3D "disabled"; - }; - - main_uart9: serial@2890000 { - compatible =3D "ti,j721e-uart", "ti,am654-uart"; - reg =3D <0x00 0x02890000 0x00 0x200>; - interrupts =3D ; - clocks =3D <&k3_clks 396 0>; - clock-names =3D "fclk"; - power-domains =3D <&k3_pds 396 TI_SCI_PD_EXCLUSIVE>; - status =3D "disabled"; - }; - - main_gpio0: gpio@600000 { - compatible =3D "ti,j721e-gpio", "ti,keystone-gpio"; - reg =3D <0x00 0x00600000 0x00 0x100>; - gpio-controller; - #gpio-cells =3D <2>; - interrupt-parent =3D <&main_gpio_intr>; - interrupts =3D <145>, <146>, <147>, <148>, <149>; - interrupt-controller; - #interrupt-cells =3D <2>; - ti,ngpio =3D <66>; - ti,davinci-gpio-unbanked =3D <0>; - power-domains =3D <&k3_pds 163 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 163 0>; - clock-names =3D "gpio"; - status =3D "disabled"; - }; - - main_gpio2: gpio@610000 { - compatible =3D "ti,j721e-gpio", "ti,keystone-gpio"; - reg =3D <0x00 0x00610000 0x00 0x100>; - gpio-controller; - #gpio-cells =3D <2>; - interrupt-parent =3D <&main_gpio_intr>; - interrupts =3D <154>, <155>, <156>, <157>, <158>; - interrupt-controller; - #interrupt-cells =3D <2>; - ti,ngpio =3D <66>; - ti,davinci-gpio-unbanked =3D <0>; - power-domains =3D <&k3_pds 164 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 164 0>; - clock-names =3D "gpio"; - status =3D "disabled"; - }; - - main_gpio4: gpio@620000 { - compatible =3D "ti,j721e-gpio", "ti,keystone-gpio"; - reg =3D <0x00 0x00620000 0x00 0x100>; - gpio-controller; - #gpio-cells =3D <2>; - interrupt-parent =3D <&main_gpio_intr>; - interrupts =3D <163>, <164>, <165>, <166>, <167>; - interrupt-controller; - #interrupt-cells =3D <2>; - ti,ngpio =3D <66>; - ti,davinci-gpio-unbanked =3D <0>; - power-domains =3D <&k3_pds 165 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 165 0>; - clock-names =3D "gpio"; - status =3D "disabled"; - }; - - main_gpio6: gpio@630000 { - compatible =3D "ti,j721e-gpio", "ti,keystone-gpio"; - reg =3D <0x00 0x00630000 0x00 0x100>; - gpio-controller; - #gpio-cells =3D <2>; - interrupt-parent =3D <&main_gpio_intr>; - interrupts =3D <172>, <173>, <174>, <175>, <176>; - interrupt-controller; - #interrupt-cells =3D <2>; - ti,ngpio =3D <66>; - ti,davinci-gpio-unbanked =3D <0>; - power-domains =3D <&k3_pds 166 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 166 0>; - clock-names =3D "gpio"; - status =3D "disabled"; - }; - - usbss0: usb@4104000 { - bootph-all; - compatible =3D "ti,j721e-usb"; - reg =3D <0x00 0x4104000 0x00 0x100>; - dma-coherent; - power-domains =3D <&k3_pds 398 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 398 21>, <&k3_clks 398 2>; - clock-names =3D "ref", "lpm"; - assigned-clocks =3D <&k3_clks 398 21>; /* USB2_REFCLK */ - assigned-clock-parents =3D <&k3_clks 398 22>; /* HFOSC0 */ - #address-cells =3D <2>; - #size-cells =3D <2>; - ranges; - - status =3D "disabled"; /* Needs lane config */ - - usb0: usb@6000000 { - bootph-all; - compatible =3D "cdns,usb3"; - reg =3D <0x00 0x6000000 0x00 0x10000>, - <0x00 0x6010000 0x00 0x10000>, - <0x00 0x6020000 0x00 0x10000>; - reg-names =3D "otg", "xhci", "dev"; - interrupts =3D , /* irq.0 */ - , /* irq.6 */ - ; /* otgirq.0 */ - interrupt-names =3D "host", - "peripheral", - "otg"; - }; - }; - - main_i2c0: i2c@2000000 { - compatible =3D "ti,j721e-i2c", "ti,omap4-i2c"; - reg =3D <0x00 0x02000000 0x00 0x100>; - interrupts =3D ; - #address-cells =3D <1>; - #size-cells =3D <0>; - clocks =3D <&k3_clks 270 2>; - clock-names =3D "fck"; - power-domains =3D <&k3_pds 270 TI_SCI_PD_EXCLUSIVE>; - status =3D "disabled"; - }; - - main_i2c1: i2c@2010000 { - compatible =3D "ti,j721e-i2c", "ti,omap4-i2c"; - reg =3D <0x00 0x02010000 0x00 0x100>; - interrupts =3D ; - #address-cells =3D <1>; - #size-cells =3D <0>; - clocks =3D <&k3_clks 271 2>; - clock-names =3D "fck"; - power-domains =3D <&k3_pds 271 TI_SCI_PD_EXCLUSIVE>; - status =3D "disabled"; - }; - - main_i2c2: i2c@2020000 { - compatible =3D "ti,j721e-i2c", "ti,omap4-i2c"; - reg =3D <0x00 0x02020000 0x00 0x100>; - interrupts =3D ; - #address-cells =3D <1>; - #size-cells =3D <0>; - clocks =3D <&k3_clks 272 2>; - clock-names =3D "fck"; - power-domains =3D <&k3_pds 272 TI_SCI_PD_EXCLUSIVE>; - status =3D "disabled"; - }; - - main_i2c3: i2c@2030000 { - compatible =3D "ti,j721e-i2c", "ti,omap4-i2c"; - reg =3D <0x00 0x02030000 0x00 0x100>; - interrupts =3D ; - #address-cells =3D <1>; - #size-cells =3D <0>; - clocks =3D <&k3_clks 273 2>; - clock-names =3D "fck"; - power-domains =3D <&k3_pds 273 TI_SCI_PD_EXCLUSIVE>; - status =3D "disabled"; - }; - - main_i2c4: i2c@2040000 { - compatible =3D "ti,j721e-i2c", "ti,omap4-i2c"; - reg =3D <0x00 0x02040000 0x00 0x100>; - interrupts =3D ; - #address-cells =3D <1>; - #size-cells =3D <0>; - clocks =3D <&k3_clks 274 2>; - clock-names =3D "fck"; - power-domains =3D <&k3_pds 274 TI_SCI_PD_EXCLUSIVE>; - status =3D "disabled"; - }; - - main_i2c5: i2c@2050000 { - compatible =3D "ti,j721e-i2c", "ti,omap4-i2c"; - reg =3D <0x00 0x02050000 0x00 0x100>; - interrupts =3D ; - #address-cells =3D <1>; - #size-cells =3D <0>; - clocks =3D <&k3_clks 275 2>; - clock-names =3D "fck"; - power-domains =3D <&k3_pds 275 TI_SCI_PD_EXCLUSIVE>; - status =3D "disabled"; - }; - - main_i2c6: i2c@2060000 { - compatible =3D "ti,j721e-i2c", "ti,omap4-i2c"; - reg =3D <0x00 0x02060000 0x00 0x100>; - interrupts =3D ; - #address-cells =3D <1>; - #size-cells =3D <0>; - clocks =3D <&k3_clks 276 2>; - clock-names =3D "fck"; - power-domains =3D <&k3_pds 276 TI_SCI_PD_EXCLUSIVE>; - status =3D "disabled"; - }; - - ti_csi2rx0: ticsi2rx@4500000 { - compatible =3D "ti,j721e-csi2rx-shim"; - reg =3D <0x00 0x04500000 0x00 0x00001000>; - ranges; - #address-cells =3D <2>; - #size-cells =3D <2>; - dmas =3D <&main_bcdma_csi 0 0x4940 0>; - dma-names =3D "rx0"; - power-domains =3D <&k3_pds 72 TI_SCI_PD_EXCLUSIVE>; - status =3D "disabled"; - - cdns_csi2rx0: csi-bridge@4504000 { - compatible =3D "ti,j721e-csi2rx", "cdns,csi2rx"; - reg =3D <0x00 0x04504000 0x00 0x00001000>; - clocks =3D <&k3_clks 72 2>, <&k3_clks 72 0>, <&k3_clks 72 2>, - <&k3_clks 72 2>, <&k3_clks 72 3>, <&k3_clks 72 3>; - clock-names =3D "sys_clk", "p_clk", "pixel_if0_clk", - "pixel_if1_clk", "pixel_if2_clk", "pixel_if3_clk"; - phys =3D <&dphy0>; - phy-names =3D "dphy"; - - ports { - #address-cells =3D <1>; - #size-cells =3D <0>; - - csi0_port0: port@0 { - reg =3D <0>; - status =3D "disabled"; - }; - - csi0_port1: port@1 { - reg =3D <1>; - status =3D "disabled"; - }; - - csi0_port2: port@2 { - reg =3D <2>; - status =3D "disabled"; - }; - - csi0_port3: port@3 { - reg =3D <3>; - status =3D "disabled"; - }; - - csi0_port4: port@4 { - reg =3D <4>; - status =3D "disabled"; - }; - }; - }; - }; - - ti_csi2rx1: ticsi2rx@4510000 { - compatible =3D "ti,j721e-csi2rx-shim"; - reg =3D <0x00 0x04510000 0x00 0x1000>; - ranges; - #address-cells =3D <2>; - #size-cells =3D <2>; - dmas =3D <&main_bcdma_csi 0 0x4960 0>; - dma-names =3D "rx0"; - power-domains =3D <&k3_pds 73 TI_SCI_PD_EXCLUSIVE>; - status =3D "disabled"; - - cdns_csi2rx1: csi-bridge@4514000 { - compatible =3D "ti,j721e-csi2rx", "cdns,csi2rx"; - reg =3D <0x00 0x04514000 0x00 0x00001000>; - clocks =3D <&k3_clks 73 2>, <&k3_clks 73 0>, <&k3_clks 73 2>, - <&k3_clks 73 2>, <&k3_clks 73 3>, <&k3_clks 73 3>; - clock-names =3D "sys_clk", "p_clk", "pixel_if0_clk", - "pixel_if1_clk", "pixel_if2_clk", "pixel_if3_clk"; - phys =3D <&dphy1>; - phy-names =3D "dphy"; - ports { - #address-cells =3D <1>; - #size-cells =3D <0>; - - csi1_port0: port@0 { - reg =3D <0>; - status =3D "disabled"; - }; - - csi1_port1: port@1 { - reg =3D <1>; - status =3D "disabled"; - }; - - csi1_port2: port@2 { - reg =3D <2>; - status =3D "disabled"; - }; - - csi1_port3: port@3 { - reg =3D <3>; - status =3D "disabled"; - }; - - csi1_port4: port@4 { - reg =3D <4>; - status =3D "disabled"; - }; - }; - }; - }; - - ti_csi2rx2: ticsi2rx@4520000 { - compatible =3D "ti,j721e-csi2rx-shim"; - reg =3D <0x00 0x04520000 0x00 0x00001000>; - ranges; - #address-cells =3D <2>; - #size-cells =3D <2>; - dmas =3D <&main_bcdma_csi 0 0x4980 0>; - dma-names =3D "rx0"; - power-domains =3D <&k3_pds 74 TI_SCI_PD_EXCLUSIVE>; - status =3D "disabled"; - - cdns_csi2rx2: csi-bridge@4524000 { - compatible =3D "ti,j721e-csi2rx", "cdns,csi2rx"; - reg =3D <0x00 0x04524000 0x00 0x00001000>; - clocks =3D <&k3_clks 74 2>, <&k3_clks 74 0>, <&k3_clks 74 2>, - <&k3_clks 74 2>, <&k3_clks 74 3>, <&k3_clks 74 3>; - clock-names =3D "sys_clk", "p_clk", "pixel_if0_clk", - "pixel_if1_clk", "pixel_if2_clk", "pixel_if3_clk"; - phys =3D <&dphy2>; - phy-names =3D "dphy"; - - ports { - #address-cells =3D <1>; - #size-cells =3D <0>; - - csi2_port0: port@0 { - reg =3D <0>; - status =3D "disabled"; - }; - - csi2_port1: port@1 { - reg =3D <1>; - status =3D "disabled"; - }; - - csi2_port2: port@2 { - reg =3D <2>; - status =3D "disabled"; - }; - - csi2_port3: port@3 { - reg =3D <3>; - status =3D "disabled"; - }; - - csi2_port4: port@4 { - reg =3D <4>; - status =3D "disabled"; - }; - }; - }; - }; - - dphy0: phy@4580000 { - compatible =3D "cdns,dphy-rx"; - reg =3D <0x00 0x04580000 0x00 0x00001100>; - #phy-cells =3D <0>; - power-domains =3D <&k3_pds 212 TI_SCI_PD_EXCLUSIVE>; - status =3D "disabled"; - }; - - dphy1: phy@4590000 { - compatible =3D "cdns,dphy-rx"; - reg =3D <0x00 0x04590000 0x00 0x00001100>; - #phy-cells =3D <0>; - power-domains =3D <&k3_pds 213 TI_SCI_PD_EXCLUSIVE>; - status =3D "disabled"; - }; - - dphy2: phy@45a0000 { - compatible =3D "cdns,dphy-rx"; - reg =3D <0x00 0x045a0000 0x00 0x00001100>; - #phy-cells =3D <0>; - power-domains =3D <&k3_pds 214 TI_SCI_PD_EXCLUSIVE>; - status =3D "disabled"; - }; - - vpu0: video-codec@4210000 { - compatible =3D "ti,j721s2-wave521c", "cnm,wave521c"; - reg =3D <0x00 0x4210000 0x00 0x10000>; - interrupts =3D ; - clocks =3D <&k3_clks 241 2>; - power-domains =3D <&k3_pds 241 TI_SCI_PD_EXCLUSIVE>; - }; - - vpu1: video-codec@4220000 { - compatible =3D "ti,j721s2-wave521c", "cnm,wave521c"; - reg =3D <0x00 0x4220000 0x00 0x10000>; - interrupts =3D ; - clocks =3D <&k3_clks 242 2>; - power-domains =3D <&k3_pds 242 TI_SCI_PD_EXCLUSIVE>; - }; - - main_sdhci0: mmc@4f80000 { - compatible =3D "ti,j721e-sdhci-8bit"; - reg =3D <0x00 0x04f80000 0x00 0x1000>, - <0x00 0x04f88000 0x00 0x400>; - interrupts =3D ; - power-domains =3D <&k3_pds 140 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 140 1>, <&k3_clks 140 2>; - clock-names =3D "clk_ahb", "clk_xin"; - assigned-clocks =3D <&k3_clks 140 2>; - assigned-clock-parents =3D <&k3_clks 140 3>; - bus-width =3D <8>; - ti,otap-del-sel-legacy =3D <0x0>; - ti,otap-del-sel-mmc-hs =3D <0x0>; - ti,otap-del-sel-ddr52 =3D <0x6>; - ti,otap-del-sel-hs200 =3D <0x8>; - ti,otap-del-sel-hs400 =3D <0x5>; - ti,itap-del-sel-legacy =3D <0x10>; - ti,itap-del-sel-mmc-hs =3D <0xa>; - ti,strobe-sel =3D <0x77>; - ti,clkbuf-sel =3D <0x7>; - ti,trm-icp =3D <0x8>; - mmc-ddr-1_8v; - mmc-hs200-1_8v; - mmc-hs400-1_8v; - dma-coherent; - status =3D "disabled"; - }; - - main_sdhci1: mmc@4fb0000 { - compatible =3D "ti,j721e-sdhci-4bit"; - reg =3D <0x00 0x04fb0000 0x00 0x1000>, - <0x00 0x04fb8000 0x00 0x400>; - interrupts =3D ; - power-domains =3D <&k3_pds 141 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 141 3>, <&k3_clks 141 4>; - clock-names =3D "clk_ahb", "clk_xin"; - assigned-clocks =3D <&k3_clks 141 4>; - assigned-clock-parents =3D <&k3_clks 141 5>; - bus-width =3D <4>; - ti,otap-del-sel-legacy =3D <0x0>; - ti,otap-del-sel-sd-hs =3D <0x0>; - ti,otap-del-sel-sdr12 =3D <0xf>; - ti,otap-del-sel-sdr25 =3D <0xf>; - ti,otap-del-sel-sdr50 =3D <0xc>; - ti,otap-del-sel-sdr104 =3D <0x5>; - ti,otap-del-sel-ddr50 =3D <0xc>; - ti,itap-del-sel-legacy =3D <0x0>; - ti,itap-del-sel-sd-hs =3D <0x0>; - ti,itap-del-sel-sdr12 =3D <0x0>; - ti,itap-del-sel-sdr25 =3D <0x0>; - ti,itap-del-sel-ddr50 =3D <0x2>; - ti,clkbuf-sel =3D <0x7>; - ti,trm-icp =3D <0x8>; - dma-coherent; - status =3D "disabled"; - }; - - pcie0_rc: pcie@2900000 { - compatible =3D "ti,j784s4-pcie-host"; - reg =3D <0x00 0x02900000 0x00 0x1000>, - <0x00 0x02907000 0x00 0x400>, - <0x00 0x0d000000 0x00 0x00800000>, - <0x00 0x10000000 0x00 0x00001000>; - reg-names =3D "intd_cfg", "user_cfg", "reg", "cfg"; - interrupt-names =3D "link_state"; - interrupts =3D ; - device_type =3D "pci"; - ti,syscon-pcie-ctrl =3D <&pcie0_ctrl 0x0>; - max-link-speed =3D <3>; - num-lanes =3D <4>; - power-domains =3D <&k3_pds 332 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 332 0>; - clock-names =3D "fck"; - #address-cells =3D <3>; - #size-cells =3D <2>; - bus-range =3D <0x0 0xff>; - vendor-id =3D <0x104c>; - device-id =3D <0xb012>; - msi-map =3D <0x0 &gic_its 0x0 0x10000>; - dma-coherent; - ranges =3D <0x01000000 0x0 0x10001000 0x0 0x10001000 0x0 0x0010000>, - <0x02000000 0x0 0x10011000 0x0 0x10011000 0x0 0x7fef000>; - dma-ranges =3D <0x02000000 0x0 0x0 0x0 0x0 0x10000 0x0>; - status =3D "disabled"; - }; - - pcie1_rc: pcie@2910000 { - compatible =3D "ti,j784s4-pcie-host"; - reg =3D <0x00 0x02910000 0x00 0x1000>, - <0x00 0x02917000 0x00 0x400>, - <0x00 0x0d800000 0x00 0x00800000>, - <0x00 0x18000000 0x00 0x00001000>; - reg-names =3D "intd_cfg", "user_cfg", "reg", "cfg"; - interrupt-names =3D "link_state"; - interrupts =3D ; - device_type =3D "pci"; - ti,syscon-pcie-ctrl =3D <&pcie1_ctrl 0x0>; - max-link-speed =3D <3>; - num-lanes =3D <4>; - power-domains =3D <&k3_pds 333 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 333 0>; - clock-names =3D "fck"; - #address-cells =3D <3>; - #size-cells =3D <2>; - bus-range =3D <0x0 0xff>; - vendor-id =3D <0x104c>; - device-id =3D <0xb012>; - msi-map =3D <0x0 &gic_its 0x10000 0x10000>; - dma-coherent; - ranges =3D <0x01000000 0x0 0x18001000 0x00 0x18001000 0x0 0x0010000>, - <0x02000000 0x0 0x18011000 0x00 0x18011000 0x0 0x7fef000>; - dma-ranges =3D <0x02000000 0x0 0x0 0x0 0x0 0x10000 0x0>; - status =3D "disabled"; - }; - - pcie2_rc: pcie@2920000 { - compatible =3D "ti,j784s4-pcie-host"; - reg =3D <0x00 0x02920000 0x00 0x1000>, - <0x00 0x02927000 0x00 0x400>, - <0x00 0x0e000000 0x00 0x00800000>, - <0x44 0x00000000 0x00 0x00001000>; - reg-names =3D "intd_cfg", "user_cfg", "reg", "cfg"; - interrupt-names =3D "link_state"; - interrupts =3D ; - device_type =3D "pci"; - ti,syscon-pcie-ctrl =3D <&pcie2_ctrl 0x0>; - max-link-speed =3D <3>; - num-lanes =3D <2>; - power-domains =3D <&k3_pds 334 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 334 0>; - clock-names =3D "fck"; - #address-cells =3D <3>; - #size-cells =3D <2>; - bus-range =3D <0x0 0xff>; - vendor-id =3D <0x104c>; - device-id =3D <0xb012>; - msi-map =3D <0x0 &gic_its 0x20000 0x10000>; - dma-coherent; - ranges =3D <0x01000000 0x0 0x00001000 0x44 0x00001000 0x0 0x0010000>, - <0x02000000 0x0 0x00011000 0x44 0x00011000 0x0 0x7fef000>; - dma-ranges =3D <0x02000000 0x0 0x0 0x0 0x0 0x10000 0x0>; - status =3D "disabled"; - }; - - pcie3_rc: pcie@2930000 { - compatible =3D "ti,j784s4-pcie-host"; - reg =3D <0x00 0x02930000 0x00 0x1000>, - <0x00 0x02937000 0x00 0x400>, - <0x00 0x0e800000 0x00 0x00800000>, - <0x44 0x10000000 0x00 0x00001000>; - reg-names =3D "intd_cfg", "user_cfg", "reg", "cfg"; - interrupt-names =3D "link_state"; - interrupts =3D ; - device_type =3D "pci"; - ti,syscon-pcie-ctrl =3D <&pcie3_ctrl 0x0>; - max-link-speed =3D <3>; - num-lanes =3D <2>; - power-domains =3D <&k3_pds 335 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 335 0>; - clock-names =3D "fck"; - #address-cells =3D <3>; - #size-cells =3D <2>; - bus-range =3D <0x0 0xff>; - vendor-id =3D <0x104c>; - device-id =3D <0xb012>; - msi-map =3D <0x0 &gic_its 0x30000 0x10000>; - dma-coherent; - ranges =3D <0x01000000 0x0 0x00001000 0x44 0x10001000 0x0 0x0010000>, - <0x02000000 0x0 0x00011000 0x44 0x10011000 0x0 0x7fef000>; - dma-ranges =3D <0x02000000 0x0 0x0 0x0 0x0 0x10000 0x0>; - status =3D "disabled"; - }; - - serdes_wiz0: wiz@5060000 { - compatible =3D "ti,j784s4-wiz-10g"; - #address-cells =3D <1>; - #size-cells =3D <1>; - power-domains =3D <&k3_pds 404 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 404 2>, <&k3_clks 404 6>, <&serdes_refclk>, <&k3_cl= ks 404 5>; - clock-names =3D "fck", "core_ref_clk", "ext_ref_clk", "core_ref1_clk"; - assigned-clocks =3D <&k3_clks 404 6>; - assigned-clock-parents =3D <&k3_clks 404 10>; - num-lanes =3D <4>; - #reset-cells =3D <1>; - #clock-cells =3D <1>; - ranges =3D <0x5060000 0x00 0x5060000 0x10000>; - status =3D "disabled"; - - serdes0: serdes@5060000 { - compatible =3D "ti,j721e-serdes-10g"; - reg =3D <0x05060000 0x010000>; - reg-names =3D "torrent_phy"; - resets =3D <&serdes_wiz0 0>; - reset-names =3D "torrent_reset"; - clocks =3D <&serdes_wiz0 TI_WIZ_PLL0_REFCLK>, - <&serdes_wiz0 TI_WIZ_PHY_EN_REFCLK>; - clock-names =3D "refclk", "phy_en_refclk"; - assigned-clocks =3D <&serdes_wiz0 TI_WIZ_PLL0_REFCLK>, - <&serdes_wiz0 TI_WIZ_PLL1_REFCLK>, - <&serdes_wiz0 TI_WIZ_REFCLK_DIG>; - assigned-clock-parents =3D <&k3_clks 404 6>, - <&k3_clks 404 6>, - <&k3_clks 404 6>; - #address-cells =3D <1>; - #size-cells =3D <0>; - #clock-cells =3D <1>; - status =3D "disabled"; - }; - }; - - serdes_wiz1: wiz@5070000 { - compatible =3D "ti,j784s4-wiz-10g"; - #address-cells =3D <1>; - #size-cells =3D <1>; - power-domains =3D <&k3_pds 405 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 405 2>, <&k3_clks 405 6>, <&serdes_refclk>, <&k3_cl= ks 405 5>; - clock-names =3D "fck", "core_ref_clk", "ext_ref_clk", "core_ref1_clk"; - assigned-clocks =3D <&k3_clks 405 6>; - assigned-clock-parents =3D <&k3_clks 405 10>; - num-lanes =3D <4>; - #reset-cells =3D <1>; - #clock-cells =3D <1>; - ranges =3D <0x05070000 0x00 0x05070000 0x10000>; - status =3D "disabled"; - - serdes1: serdes@5070000 { - compatible =3D "ti,j721e-serdes-10g"; - reg =3D <0x05070000 0x010000>; - reg-names =3D "torrent_phy"; - resets =3D <&serdes_wiz1 0>; - reset-names =3D "torrent_reset"; - clocks =3D <&serdes_wiz1 TI_WIZ_PLL0_REFCLK>, - <&serdes_wiz1 TI_WIZ_PHY_EN_REFCLK>; - clock-names =3D "refclk", "phy_en_refclk"; - assigned-clocks =3D <&serdes_wiz1 TI_WIZ_PLL0_REFCLK>, - <&serdes_wiz1 TI_WIZ_PLL1_REFCLK>, - <&serdes_wiz1 TI_WIZ_REFCLK_DIG>; - assigned-clock-parents =3D <&k3_clks 405 6>, - <&k3_clks 405 6>, - <&k3_clks 405 6>; - #address-cells =3D <1>; - #size-cells =3D <0>; - #clock-cells =3D <1>; - status =3D "disabled"; - }; - }; - - serdes_wiz2: wiz@5020000 { - compatible =3D "ti,j784s4-wiz-10g"; - #address-cells =3D <1>; - #size-cells =3D <1>; - power-domains =3D <&k3_pds 406 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 406 2>, <&k3_clks 406 6>, <&serdes_refclk>, <&k3_cl= ks 406 5>; - clock-names =3D "fck", "core_ref_clk", "ext_ref_clk", "core_ref1_clk"; - assigned-clocks =3D <&k3_clks 406 6>; - assigned-clock-parents =3D <&k3_clks 406 10>; - num-lanes =3D <4>; - #reset-cells =3D <1>; - #clock-cells =3D <1>; - ranges =3D <0x05020000 0x00 0x05020000 0x10000>; - status =3D "disabled"; - - serdes2: serdes@5020000 { - compatible =3D "ti,j721e-serdes-10g"; - reg =3D <0x05020000 0x010000>; - reg-names =3D "torrent_phy"; - resets =3D <&serdes_wiz2 0>; - reset-names =3D "torrent_reset"; - clocks =3D <&serdes_wiz2 TI_WIZ_PLL0_REFCLK>, - <&serdes_wiz2 TI_WIZ_PHY_EN_REFCLK>; - clock-names =3D "refclk", "phy_en_refclk"; - assigned-clocks =3D <&serdes_wiz2 TI_WIZ_PLL0_REFCLK>, - <&serdes_wiz2 TI_WIZ_PLL1_REFCLK>, - <&serdes_wiz2 TI_WIZ_REFCLK_DIG>; - assigned-clock-parents =3D <&k3_clks 406 6>, - <&k3_clks 406 6>, - <&k3_clks 406 6>; - #address-cells =3D <1>; - #size-cells =3D <0>; - #clock-cells =3D <1>; - status =3D "disabled"; - }; - }; - - serdes_wiz4: wiz@5050000 { - compatible =3D "ti,j784s4-wiz-10g"; - #address-cells =3D <1>; - #size-cells =3D <1>; - power-domains =3D <&k3_pds 407 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 407 2>, <&k3_clks 407 6>, <&serdes_refclk>, <&k3_cl= ks 407 5>; - clock-names =3D "fck", "core_ref_clk", "ext_ref_clk", "core_ref1_clk"; - assigned-clocks =3D <&k3_clks 407 6>; - assigned-clock-parents =3D <&k3_clks 407 10>; - num-lanes =3D <4>; - #reset-cells =3D <1>; - #clock-cells =3D <1>; - ranges =3D <0x05050000 0x00 0x05050000 0x10000>, - <0xa030a00 0x00 0xa030a00 0x40>; /* DPTX PHY */ - status =3D "disabled"; - - serdes4: serdes@5050000 { - /* - * Note: we also map DPTX PHY registers as the Torrent - * needs to manage those. - */ - compatible =3D "ti,j721e-serdes-10g"; - reg =3D <0x05050000 0x010000>, - <0x0a030a00 0x40>; /* DPTX PHY */ - reg-names =3D "torrent_phy"; - resets =3D <&serdes_wiz4 0>; - reset-names =3D "torrent_reset"; - clocks =3D <&serdes_wiz4 TI_WIZ_PLL0_REFCLK>, - <&serdes_wiz4 TI_WIZ_PHY_EN_REFCLK>; - clock-names =3D "refclk", "phy_en_refclk"; - assigned-clocks =3D <&serdes_wiz4 TI_WIZ_PLL0_REFCLK>, - <&serdes_wiz4 TI_WIZ_PLL1_REFCLK>, - <&serdes_wiz4 TI_WIZ_REFCLK_DIG>; - assigned-clock-parents =3D <&k3_clks 407 6>, - <&k3_clks 407 6>, - <&k3_clks 407 6>; - #address-cells =3D <1>; - #size-cells =3D <0>; - #clock-cells =3D <1>; - status =3D "disabled"; - }; - }; - - main_navss: bus@30000000 { - bootph-all; - compatible =3D "simple-bus"; - #address-cells =3D <2>; - #size-cells =3D <2>; - ranges =3D <0x00 0x30000000 0x00 0x30000000 0x00 0x0c400000>; - ti,sci-dev-id =3D <280>; - dma-coherent; - dma-ranges; - - main_navss_intr: interrupt-controller@310e0000 { - compatible =3D "ti,sci-intr"; - reg =3D <0x00 0x310e0000 0x00 0x4000>; - ti,intr-trigger-type =3D <4>; - interrupt-controller; - interrupt-parent =3D <&gic500>; - #interrupt-cells =3D <1>; - ti,sci =3D <&sms>; - ti,sci-dev-id =3D <283>; - ti,interrupt-ranges =3D <0 64 64>, - <64 448 64>, - <128 672 64>; - }; - - main_udmass_inta: msi-controller@33d00000 { - compatible =3D "ti,sci-inta"; - reg =3D <0x00 0x33d00000 0x00 0x100000>; - interrupt-controller; - #interrupt-cells =3D <0>; - interrupt-parent =3D <&main_navss_intr>; - msi-controller; - ti,sci =3D <&sms>; - ti,sci-dev-id =3D <321>; - ti,interrupt-ranges =3D <0 0 256>; - ti,unmapped-event-sources =3D <&main_bcdma_csi>; - }; - - secure_proxy_main: mailbox@32c00000 { - bootph-all; - compatible =3D "ti,am654-secure-proxy"; - #mbox-cells =3D <1>; - reg-names =3D "target_data", "rt", "scfg"; - reg =3D <0x00 0x32c00000 0x00 0x100000>, - <0x00 0x32400000 0x00 0x100000>, - <0x00 0x32800000 0x00 0x100000>; - interrupt-names =3D "rx_011"; - interrupts =3D ; - }; - - hwspinlock: hwlock@30e00000 { - compatible =3D "ti,am654-hwspinlock"; - reg =3D <0x00 0x30e00000 0x00 0x1000>; - #hwlock-cells =3D <1>; - }; - - mailbox0_cluster0: mailbox@31f80000 { - compatible =3D "ti,am654-mailbox"; - reg =3D <0x00 0x31f80000 0x00 0x200>; - #mbox-cells =3D <1>; - ti,mbox-num-users =3D <4>; - ti,mbox-num-fifos =3D <16>; - interrupt-parent =3D <&main_navss_intr>; - status =3D "disabled"; - }; - - mailbox0_cluster1: mailbox@31f81000 { - compatible =3D "ti,am654-mailbox"; - reg =3D <0x00 0x31f81000 0x00 0x200>; - #mbox-cells =3D <1>; - ti,mbox-num-users =3D <4>; - ti,mbox-num-fifos =3D <16>; - interrupt-parent =3D <&main_navss_intr>; - status =3D "disabled"; - }; - - mailbox0_cluster2: mailbox@31f82000 { - compatible =3D "ti,am654-mailbox"; - reg =3D <0x00 0x31f82000 0x00 0x200>; - #mbox-cells =3D <1>; - ti,mbox-num-users =3D <4>; - ti,mbox-num-fifos =3D <16>; - interrupt-parent =3D <&main_navss_intr>; - status =3D "disabled"; - }; - - mailbox0_cluster3: mailbox@31f83000 { - compatible =3D "ti,am654-mailbox"; - reg =3D <0x00 0x31f83000 0x00 0x200>; - #mbox-cells =3D <1>; - ti,mbox-num-users =3D <4>; - ti,mbox-num-fifos =3D <16>; - interrupt-parent =3D <&main_navss_intr>; - status =3D "disabled"; - }; - - mailbox0_cluster4: mailbox@31f84000 { - compatible =3D "ti,am654-mailbox"; - reg =3D <0x00 0x31f84000 0x00 0x200>; - #mbox-cells =3D <1>; - ti,mbox-num-users =3D <4>; - ti,mbox-num-fifos =3D <16>; - interrupt-parent =3D <&main_navss_intr>; - status =3D "disabled"; - }; - - mailbox0_cluster5: mailbox@31f85000 { - compatible =3D "ti,am654-mailbox"; - reg =3D <0x00 0x31f85000 0x00 0x200>; - #mbox-cells =3D <1>; - ti,mbox-num-users =3D <4>; - ti,mbox-num-fifos =3D <16>; - interrupt-parent =3D <&main_navss_intr>; - status =3D "disabled"; - }; - - mailbox0_cluster6: mailbox@31f86000 { - compatible =3D "ti,am654-mailbox"; - reg =3D <0x00 0x31f86000 0x00 0x200>; - #mbox-cells =3D <1>; - ti,mbox-num-users =3D <4>; - ti,mbox-num-fifos =3D <16>; - interrupt-parent =3D <&main_navss_intr>; - status =3D "disabled"; - }; - - mailbox0_cluster7: mailbox@31f87000 { - compatible =3D "ti,am654-mailbox"; - reg =3D <0x00 0x31f87000 0x00 0x200>; - #mbox-cells =3D <1>; - ti,mbox-num-users =3D <4>; - ti,mbox-num-fifos =3D <16>; - interrupt-parent =3D <&main_navss_intr>; - status =3D "disabled"; - }; - - mailbox0_cluster8: mailbox@31f88000 { - compatible =3D "ti,am654-mailbox"; - reg =3D <0x00 0x31f88000 0x00 0x200>; - #mbox-cells =3D <1>; - ti,mbox-num-users =3D <4>; - ti,mbox-num-fifos =3D <16>; - interrupt-parent =3D <&main_navss_intr>; - status =3D "disabled"; - }; - - mailbox0_cluster9: mailbox@31f89000 { - compatible =3D "ti,am654-mailbox"; - reg =3D <0x00 0x31f89000 0x00 0x200>; - #mbox-cells =3D <1>; - ti,mbox-num-users =3D <4>; - ti,mbox-num-fifos =3D <16>; - interrupt-parent =3D <&main_navss_intr>; - status =3D "disabled"; - }; - - mailbox0_cluster10: mailbox@31f8a000 { - compatible =3D "ti,am654-mailbox"; - reg =3D <0x00 0x31f8a000 0x00 0x200>; - #mbox-cells =3D <1>; - ti,mbox-num-users =3D <4>; - ti,mbox-num-fifos =3D <16>; - interrupt-parent =3D <&main_navss_intr>; - status =3D "disabled"; - }; - - mailbox0_cluster11: mailbox@31f8b000 { - compatible =3D "ti,am654-mailbox"; - reg =3D <0x00 0x31f8b000 0x00 0x200>; - #mbox-cells =3D <1>; - ti,mbox-num-users =3D <4>; - ti,mbox-num-fifos =3D <16>; - interrupt-parent =3D <&main_navss_intr>; - status =3D "disabled"; - }; - - mailbox1_cluster0: mailbox@31f90000 { - compatible =3D "ti,am654-mailbox"; - reg =3D <0x00 0x31f90000 0x00 0x200>; - #mbox-cells =3D <1>; - ti,mbox-num-users =3D <4>; - ti,mbox-num-fifos =3D <16>; - interrupt-parent =3D <&main_navss_intr>; - status =3D "disabled"; - }; - - mailbox1_cluster1: mailbox@31f91000 { - compatible =3D "ti,am654-mailbox"; - reg =3D <0x00 0x31f91000 0x00 0x200>; - #mbox-cells =3D <1>; - ti,mbox-num-users =3D <4>; - ti,mbox-num-fifos =3D <16>; - interrupt-parent =3D <&main_navss_intr>; - status =3D "disabled"; - }; - - mailbox1_cluster2: mailbox@31f92000 { - compatible =3D "ti,am654-mailbox"; - reg =3D <0x00 0x31f92000 0x00 0x200>; - #mbox-cells =3D <1>; - ti,mbox-num-users =3D <4>; - ti,mbox-num-fifos =3D <16>; - interrupt-parent =3D <&main_navss_intr>; - status =3D "disabled"; - }; - - mailbox1_cluster3: mailbox@31f93000 { - compatible =3D "ti,am654-mailbox"; - reg =3D <0x00 0x31f93000 0x00 0x200>; - #mbox-cells =3D <1>; - ti,mbox-num-users =3D <4>; - ti,mbox-num-fifos =3D <16>; - interrupt-parent =3D <&main_navss_intr>; - status =3D "disabled"; - }; - - mailbox1_cluster4: mailbox@31f94000 { - compatible =3D "ti,am654-mailbox"; - reg =3D <0x00 0x31f94000 0x00 0x200>; - #mbox-cells =3D <1>; - ti,mbox-num-users =3D <4>; - ti,mbox-num-fifos =3D <16>; - interrupt-parent =3D <&main_navss_intr>; - status =3D "disabled"; - }; - - mailbox1_cluster5: mailbox@31f95000 { - compatible =3D "ti,am654-mailbox"; - reg =3D <0x00 0x31f95000 0x00 0x200>; - #mbox-cells =3D <1>; - ti,mbox-num-users =3D <4>; - ti,mbox-num-fifos =3D <16>; - interrupt-parent =3D <&main_navss_intr>; - status =3D "disabled"; - }; - - mailbox1_cluster6: mailbox@31f96000 { - compatible =3D "ti,am654-mailbox"; - reg =3D <0x00 0x31f96000 0x00 0x200>; - #mbox-cells =3D <1>; - ti,mbox-num-users =3D <4>; - ti,mbox-num-fifos =3D <16>; - interrupt-parent =3D <&main_navss_intr>; - status =3D "disabled"; - }; - - mailbox1_cluster7: mailbox@31f97000 { - compatible =3D "ti,am654-mailbox"; - reg =3D <0x00 0x31f97000 0x00 0x200>; - #mbox-cells =3D <1>; - ti,mbox-num-users =3D <4>; - ti,mbox-num-fifos =3D <16>; - interrupt-parent =3D <&main_navss_intr>; - status =3D "disabled"; - }; - - mailbox1_cluster8: mailbox@31f98000 { - compatible =3D "ti,am654-mailbox"; - reg =3D <0x00 0x31f98000 0x00 0x200>; - #mbox-cells =3D <1>; - ti,mbox-num-users =3D <4>; - ti,mbox-num-fifos =3D <16>; - interrupt-parent =3D <&main_navss_intr>; - status =3D "disabled"; - }; - - mailbox1_cluster9: mailbox@31f99000 { - compatible =3D "ti,am654-mailbox"; - reg =3D <0x00 0x31f99000 0x00 0x200>; - #mbox-cells =3D <1>; - ti,mbox-num-users =3D <4>; - ti,mbox-num-fifos =3D <16>; - interrupt-parent =3D <&main_navss_intr>; - status =3D "disabled"; - }; - - mailbox1_cluster10: mailbox@31f9a000 { - compatible =3D "ti,am654-mailbox"; - reg =3D <0x00 0x31f9a000 0x00 0x200>; - #mbox-cells =3D <1>; - ti,mbox-num-users =3D <4>; - ti,mbox-num-fifos =3D <16>; - interrupt-parent =3D <&main_navss_intr>; - status =3D "disabled"; - }; - - mailbox1_cluster11: mailbox@31f9b000 { - compatible =3D "ti,am654-mailbox"; - reg =3D <0x00 0x31f9b000 0x00 0x200>; - #mbox-cells =3D <1>; - ti,mbox-num-users =3D <4>; - ti,mbox-num-fifos =3D <16>; - interrupt-parent =3D <&main_navss_intr>; - status =3D "disabled"; - }; - - main_ringacc: ringacc@3c000000 { - compatible =3D "ti,am654-navss-ringacc"; - reg =3D <0x00 0x3c000000 0x00 0x400000>, - <0x00 0x38000000 0x00 0x400000>, - <0x00 0x31120000 0x00 0x100>, - <0x00 0x33000000 0x00 0x40000>, - <0x00 0x31080000 0x00 0x40000>; - reg-names =3D "rt", "fifos", "proxy_gcfg", "proxy_target", "cfg"; - ti,num-rings =3D <1024>; - ti,sci-rm-range-gp-rings =3D <0x1>; - ti,sci =3D <&sms>; - ti,sci-dev-id =3D <315>; - msi-parent =3D <&main_udmass_inta>; - }; - - main_udmap: dma-controller@31150000 { - compatible =3D "ti,j721e-navss-main-udmap"; - reg =3D <0x00 0x31150000 0x00 0x100>, - <0x00 0x34000000 0x00 0x80000>, - <0x00 0x35000000 0x00 0x200000>, - <0x00 0x30b00000 0x00 0x20000>, - <0x00 0x30c00000 0x00 0x8000>, - <0x00 0x30d00000 0x00 0x4000>; - reg-names =3D "gcfg", "rchanrt", "tchanrt", - "tchan", "rchan", "rflow"; - msi-parent =3D <&main_udmass_inta>; - #dma-cells =3D <1>; - - ti,sci =3D <&sms>; - ti,sci-dev-id =3D <319>; - ti,ringacc =3D <&main_ringacc>; - - ti,sci-rm-range-tchan =3D <0x0d>, /* TX_CHAN */ - <0x0f>, /* TX_HCHAN */ - <0x10>; /* TX_UHCHAN */ - ti,sci-rm-range-rchan =3D <0x0a>, /* RX_CHAN */ - <0x0b>, /* RX_HCHAN */ - <0x0c>; /* RX_UHCHAN */ - ti,sci-rm-range-rflow =3D <0x00>; /* GP RFLOW */ - }; - - main_bcdma_csi: dma-controller@311a0000 { - compatible =3D "ti,j721s2-dmss-bcdma-csi"; - reg =3D <0x00 0x311a0000 0x00 0x100>, - <0x00 0x35d00000 0x00 0x20000>, - <0x00 0x35c00000 0x00 0x10000>, - <0x00 0x35e00000 0x00 0x80000>; - reg-names =3D "gcfg", "rchanrt", "tchanrt", "ringrt"; - msi-parent =3D <&main_udmass_inta>; - #dma-cells =3D <3>; - ti,sci =3D <&sms>; - ti,sci-dev-id =3D <281>; - ti,sci-rm-range-rchan =3D <0x21>; - ti,sci-rm-range-tchan =3D <0x22>; - }; - - cpts@310d0000 { - compatible =3D "ti,j721e-cpts"; - reg =3D <0x00 0x310d0000 0x00 0x400>; - reg-names =3D "cpts"; - clocks =3D <&k3_clks 282 0>; - clock-names =3D "cpts"; - assigned-clocks =3D <&k3_clks 62 3>; /* CPTS_RFT_CLK */ - assigned-clock-parents =3D <&k3_clks 62 5>; /* MAIN_0_HSDIV6_CLK */ - interrupts-extended =3D <&main_navss_intr 391>; - interrupt-names =3D "cpts"; - ti,cpts-periodic-outputs =3D <6>; - ti,cpts-ext-ts-inputs =3D <8>; - }; - }; - - main_cpsw0: ethernet@c000000 { - compatible =3D "ti,j784s4-cpswxg-nuss"; - reg =3D <0x00 0xc000000 0x00 0x200000>; - reg-names =3D "cpsw_nuss"; - ranges =3D <0x00 0x00 0x00 0xc000000 0x00 0x200000>; - #address-cells =3D <2>; - #size-cells =3D <2>; - dma-coherent; - clocks =3D <&k3_clks 64 0>; - clock-names =3D "fck"; - power-domains =3D <&k3_pds 64 TI_SCI_PD_EXCLUSIVE>; - - dmas =3D <&main_udmap 0xca00>, - <&main_udmap 0xca01>, - <&main_udmap 0xca02>, - <&main_udmap 0xca03>, - <&main_udmap 0xca04>, - <&main_udmap 0xca05>, - <&main_udmap 0xca06>, - <&main_udmap 0xca07>, - <&main_udmap 0x4a00>; - dma-names =3D "tx0", "tx1", "tx2", "tx3", - "tx4", "tx5", "tx6", "tx7", - "rx"; - - status =3D "disabled"; - - ethernet-ports { - #address-cells =3D <1>; - #size-cells =3D <0>; - - main_cpsw0_port1: port@1 { - reg =3D <1>; - label =3D "port1"; - ti,mac-only; - status =3D "disabled"; - }; - - main_cpsw0_port2: port@2 { - reg =3D <2>; - label =3D "port2"; - ti,mac-only; - status =3D "disabled"; - }; - - main_cpsw0_port3: port@3 { - reg =3D <3>; - label =3D "port3"; - ti,mac-only; - status =3D "disabled"; - }; - - main_cpsw0_port4: port@4 { - reg =3D <4>; - label =3D "port4"; - ti,mac-only; - status =3D "disabled"; - }; - - main_cpsw0_port5: port@5 { - reg =3D <5>; - label =3D "port5"; - ti,mac-only; - status =3D "disabled"; - }; - - main_cpsw0_port6: port@6 { - reg =3D <6>; - label =3D "port6"; - ti,mac-only; - status =3D "disabled"; - }; - - main_cpsw0_port7: port@7 { - reg =3D <7>; - label =3D "port7"; - ti,mac-only; - status =3D "disabled"; - }; - - main_cpsw0_port8: port@8 { - reg =3D <8>; - label =3D "port8"; - ti,mac-only; - status =3D "disabled"; - }; - }; - - main_cpsw0_mdio: mdio@f00 { - compatible =3D "ti,cpsw-mdio","ti,davinci_mdio"; - reg =3D <0x00 0xf00 0x00 0x100>; - #address-cells =3D <1>; - #size-cells =3D <0>; - clocks =3D <&k3_clks 64 0>; - clock-names =3D "fck"; - bus_freq =3D <1000000>; - status =3D "disabled"; - }; - - cpts@3d000 { - compatible =3D "ti,am65-cpts"; - reg =3D <0x00 0x3d000 0x00 0x400>; - clocks =3D <&k3_clks 64 3>; - clock-names =3D "cpts"; - interrupts-extended =3D <&gic500 GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>; - interrupt-names =3D "cpts"; - ti,cpts-ext-ts-inputs =3D <4>; - ti,cpts-periodic-outputs =3D <2>; - }; - }; - - main_cpsw1: ethernet@c200000 { - compatible =3D "ti,j721e-cpsw-nuss"; - reg =3D <0x00 0xc200000 0x00 0x200000>; - reg-names =3D "cpsw_nuss"; - ranges =3D <0x00 0x00 0x00 0xc200000 0x00 0x200000>; - #address-cells =3D <2>; - #size-cells =3D <2>; - dma-coherent; - clocks =3D <&k3_clks 62 0>; - clock-names =3D "fck"; - power-domains =3D <&k3_pds 62 TI_SCI_PD_EXCLUSIVE>; - - dmas =3D <&main_udmap 0xc640>, - <&main_udmap 0xc641>, - <&main_udmap 0xc642>, - <&main_udmap 0xc643>, - <&main_udmap 0xc644>, - <&main_udmap 0xc645>, - <&main_udmap 0xc646>, - <&main_udmap 0xc647>, - <&main_udmap 0x4640>; - dma-names =3D "tx0", "tx1", "tx2", "tx3", - "tx4", "tx5", "tx6", "tx7", - "rx"; - - status =3D "disabled"; - - ethernet-ports { - #address-cells =3D <1>; - #size-cells =3D <0>; - - main_cpsw1_port1: port@1 { - reg =3D <1>; - label =3D "port1"; - phys =3D <&cpsw1_phy_gmii_sel 1>; - ti,mac-only; - status =3D "disabled"; - }; - }; - - main_cpsw1_mdio: mdio@f00 { - compatible =3D "ti,cpsw-mdio", "ti,davinci_mdio"; - reg =3D <0x00 0xf00 0x00 0x100>; - #address-cells =3D <1>; - #size-cells =3D <0>; - clocks =3D <&k3_clks 62 0>; - clock-names =3D "fck"; - bus_freq =3D <1000000>; - status =3D "disabled"; - }; - - cpts@3d000 { - compatible =3D "ti,am65-cpts"; - reg =3D <0x00 0x3d000 0x00 0x400>; - clocks =3D <&k3_clks 62 3>; - clock-names =3D "cpts"; - interrupts-extended =3D <&gic500 GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>; - interrupt-names =3D "cpts"; - ti,cpts-ext-ts-inputs =3D <4>; - ti,cpts-periodic-outputs =3D <2>; - }; - }; - - main_mcan0: can@2701000 { - compatible =3D "bosch,m_can"; - reg =3D <0x00 0x02701000 0x00 0x200>, - <0x00 0x02708000 0x00 0x8000>; - reg-names =3D "m_can", "message_ram"; - power-domains =3D <&k3_pds 245 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 245 6>, <&k3_clks 245 1>; - clock-names =3D "hclk", "cclk"; - interrupts =3D , - ; - interrupt-names =3D "int0", "int1"; - bosch,mram-cfg =3D <0x00 128 64 64 64 64 32 32>; - status =3D "disabled"; - }; - - main_mcan1: can@2711000 { - compatible =3D "bosch,m_can"; - reg =3D <0x00 0x02711000 0x00 0x200>, - <0x00 0x02718000 0x00 0x8000>; - reg-names =3D "m_can", "message_ram"; - power-domains =3D <&k3_pds 246 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 246 6>, <&k3_clks 246 1>; - clock-names =3D "hclk", "cclk"; - interrupts =3D , - ; - interrupt-names =3D "int0", "int1"; - bosch,mram-cfg =3D <0x00 128 64 64 64 64 32 32>; - status =3D "disabled"; - }; - - main_mcan2: can@2721000 { - compatible =3D "bosch,m_can"; - reg =3D <0x00 0x02721000 0x00 0x200>, - <0x00 0x02728000 0x00 0x8000>; - reg-names =3D "m_can", "message_ram"; - power-domains =3D <&k3_pds 247 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 247 6>, <&k3_clks 247 1>; - clock-names =3D "hclk", "cclk"; - interrupts =3D , - ; - interrupt-names =3D "int0", "int1"; - bosch,mram-cfg =3D <0x00 128 64 64 64 64 32 32>; - status =3D "disabled"; - }; - - main_mcan3: can@2731000 { - compatible =3D "bosch,m_can"; - reg =3D <0x00 0x02731000 0x00 0x200>, - <0x00 0x02738000 0x00 0x8000>; - reg-names =3D "m_can", "message_ram"; - power-domains =3D <&k3_pds 248 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 248 6>, <&k3_clks 248 1>; - clock-names =3D "hclk", "cclk"; - interrupts =3D , - ; - interrupt-names =3D "int0", "int1"; - bosch,mram-cfg =3D <0x00 128 64 64 64 64 32 32>; - status =3D "disabled"; - }; - - main_mcan4: can@2741000 { - compatible =3D "bosch,m_can"; - reg =3D <0x00 0x02741000 0x00 0x200>, - <0x00 0x02748000 0x00 0x8000>; - reg-names =3D "m_can", "message_ram"; - power-domains =3D <&k3_pds 249 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 249 6>, <&k3_clks 249 1>; - clock-names =3D "hclk", "cclk"; - interrupts =3D , - ; - interrupt-names =3D "int0", "int1"; - bosch,mram-cfg =3D <0x00 128 64 64 64 64 32 32>; - status =3D "disabled"; - }; - - main_mcan5: can@2751000 { - compatible =3D "bosch,m_can"; - reg =3D <0x00 0x02751000 0x00 0x200>, - <0x00 0x02758000 0x00 0x8000>; - reg-names =3D "m_can", "message_ram"; - power-domains =3D <&k3_pds 250 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 250 6>, <&k3_clks 250 1>; - clock-names =3D "hclk", "cclk"; - interrupts =3D , - ; - interrupt-names =3D "int0", "int1"; - bosch,mram-cfg =3D <0x00 128 64 64 64 64 32 32>; - status =3D "disabled"; - }; - - main_mcan6: can@2761000 { - compatible =3D "bosch,m_can"; - reg =3D <0x00 0x02761000 0x00 0x200>, - <0x00 0x02768000 0x00 0x8000>; - reg-names =3D "m_can", "message_ram"; - power-domains =3D <&k3_pds 251 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 251 6>, <&k3_clks 251 1>; - clock-names =3D "hclk", "cclk"; - interrupts =3D , - ; - interrupt-names =3D "int0", "int1"; - bosch,mram-cfg =3D <0x00 128 64 64 64 64 32 32>; - status =3D "disabled"; - }; - - main_mcan7: can@2771000 { - compatible =3D "bosch,m_can"; - reg =3D <0x00 0x02771000 0x00 0x200>, - <0x00 0x02778000 0x00 0x8000>; - reg-names =3D "m_can", "message_ram"; - power-domains =3D <&k3_pds 252 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 252 6>, <&k3_clks 252 1>; - clock-names =3D "hclk", "cclk"; - interrupts =3D , - ; - interrupt-names =3D "int0", "int1"; - bosch,mram-cfg =3D <0x00 128 64 64 64 64 32 32>; - status =3D "disabled"; - }; - - main_mcan8: can@2781000 { - compatible =3D "bosch,m_can"; - reg =3D <0x00 0x02781000 0x00 0x200>, - <0x00 0x02788000 0x00 0x8000>; - reg-names =3D "m_can", "message_ram"; - power-domains =3D <&k3_pds 253 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 253 6>, <&k3_clks 253 1>; - clock-names =3D "hclk", "cclk"; - interrupts =3D , - ; - interrupt-names =3D "int0", "int1"; - bosch,mram-cfg =3D <0x00 128 64 64 64 64 32 32>; - status =3D "disabled"; - }; - - main_mcan9: can@2791000 { - compatible =3D "bosch,m_can"; - reg =3D <0x00 0x02791000 0x00 0x200>, - <0x00 0x02798000 0x00 0x8000>; - reg-names =3D "m_can", "message_ram"; - power-domains =3D <&k3_pds 254 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 254 6>, <&k3_clks 254 1>; - clock-names =3D "hclk", "cclk"; - interrupts =3D , - ; - interrupt-names =3D "int0", "int1"; - bosch,mram-cfg =3D <0x00 128 64 64 64 64 32 32>; - status =3D "disabled"; - }; - - main_mcan10: can@27a1000 { - compatible =3D "bosch,m_can"; - reg =3D <0x00 0x027a1000 0x00 0x200>, - <0x00 0x027a8000 0x00 0x8000>; - reg-names =3D "m_can", "message_ram"; - power-domains =3D <&k3_pds 255 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 255 6>, <&k3_clks 255 1>; - clock-names =3D "hclk", "cclk"; - interrupts =3D , - ; - interrupt-names =3D "int0", "int1"; - bosch,mram-cfg =3D <0x00 128 64 64 64 64 32 32>; - status =3D "disabled"; - }; - - main_mcan11: can@27b1000 { - compatible =3D "bosch,m_can"; - reg =3D <0x00 0x027b1000 0x00 0x200>, - <0x00 0x027b8000 0x00 0x8000>; - reg-names =3D "m_can", "message_ram"; - power-domains =3D <&k3_pds 256 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 256 6>, <&k3_clks 256 1>; - clock-names =3D "hclk", "cclk"; - interrupts =3D , - ; - interrupt-names =3D "int0", "int1"; - bosch,mram-cfg =3D <0x00 128 64 64 64 64 32 32>; - status =3D "disabled"; - }; - - main_mcan12: can@27c1000 { - compatible =3D "bosch,m_can"; - reg =3D <0x00 0x027c1000 0x00 0x200>, - <0x00 0x027c8000 0x00 0x8000>; - reg-names =3D "m_can", "message_ram"; - power-domains =3D <&k3_pds 257 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 257 6>, <&k3_clks 257 1>; - clock-names =3D "hclk", "cclk"; - interrupts =3D , - ; - interrupt-names =3D "int0", "int1"; - bosch,mram-cfg =3D <0x00 128 64 64 64 64 32 32>; - status =3D "disabled"; - }; - - main_mcan13: can@27d1000 { - compatible =3D "bosch,m_can"; - reg =3D <0x00 0x027d1000 0x00 0x200>, - <0x00 0x027d8000 0x00 0x8000>; - reg-names =3D "m_can", "message_ram"; - power-domains =3D <&k3_pds 258 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 258 6>, <&k3_clks 258 1>; - clock-names =3D "hclk", "cclk"; - interrupts =3D , - ; - interrupt-names =3D "int0", "int1"; - bosch,mram-cfg =3D <0x00 128 64 64 64 64 32 32>; - status =3D "disabled"; - }; - - main_mcan14: can@2681000 { - compatible =3D "bosch,m_can"; - reg =3D <0x00 0x02681000 0x00 0x200>, - <0x00 0x02688000 0x00 0x8000>; - reg-names =3D "m_can", "message_ram"; - power-domains =3D <&k3_pds 259 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 259 6>, <&k3_clks 259 1>; - clock-names =3D "hclk", "cclk"; - interrupts =3D , - ; - interrupt-names =3D "int0", "int1"; - bosch,mram-cfg =3D <0x00 128 64 64 64 64 32 32>; - status =3D "disabled"; - }; - - main_mcan15: can@2691000 { - compatible =3D "bosch,m_can"; - reg =3D <0x00 0x02691000 0x00 0x200>, - <0x00 0x02698000 0x00 0x8000>; - reg-names =3D "m_can", "message_ram"; - power-domains =3D <&k3_pds 260 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 260 6>, <&k3_clks 260 1>; - clock-names =3D "hclk", "cclk"; - interrupts =3D , - ; - interrupt-names =3D "int0", "int1"; - bosch,mram-cfg =3D <0x00 128 64 64 64 64 32 32>; - status =3D "disabled"; - }; - - main_mcan16: can@26a1000 { - compatible =3D "bosch,m_can"; - reg =3D <0x00 0x026a1000 0x00 0x200>, - <0x00 0x026a8000 0x00 0x8000>; - reg-names =3D "m_can", "message_ram"; - power-domains =3D <&k3_pds 261 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 261 6>, <&k3_clks 261 1>; - clock-names =3D "hclk", "cclk"; - interrupts =3D , - ; - interrupt-names =3D "int0", "int1"; - bosch,mram-cfg =3D <0x00 128 64 64 64 64 32 32>; - status =3D "disabled"; - }; - - main_mcan17: can@26b1000 { - compatible =3D "bosch,m_can"; - reg =3D <0x00 0x026b1000 0x00 0x200>, - <0x00 0x026b8000 0x00 0x8000>; - reg-names =3D "m_can", "message_ram"; - power-domains =3D <&k3_pds 262 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 262 6>, <&k3_clks 262 1>; - clock-names =3D "hclk", "cclk"; - interrupts =3D , - ; - interrupt-names =3D "int0", "int1"; - bosch,mram-cfg =3D <0x00 128 64 64 64 64 32 32>; - status =3D "disabled"; - }; - - main_spi0: spi@2100000 { - compatible =3D "ti,am654-mcspi","ti,omap4-mcspi"; - reg =3D <0x00 0x02100000 0x00 0x400>; - interrupts =3D ; - #address-cells =3D <1>; - #size-cells =3D <0>; - power-domains =3D <&k3_pds 376 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 376 1>; - status =3D "disabled"; - }; - - main_spi1: spi@2110000 { - compatible =3D "ti,am654-mcspi","ti,omap4-mcspi"; - reg =3D <0x00 0x02110000 0x00 0x400>; - interrupts =3D ; - #address-cells =3D <1>; - #size-cells =3D <0>; - power-domains =3D <&k3_pds 377 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 377 1>; - status =3D "disabled"; - }; - - main_spi2: spi@2120000 { - compatible =3D "ti,am654-mcspi","ti,omap4-mcspi"; - reg =3D <0x00 0x02120000 0x00 0x400>; - interrupts =3D ; - #address-cells =3D <1>; - #size-cells =3D <0>; - power-domains =3D <&k3_pds 378 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 378 1>; - status =3D "disabled"; - }; - - main_spi3: spi@2130000 { - compatible =3D "ti,am654-mcspi","ti,omap4-mcspi"; - reg =3D <0x00 0x02130000 0x00 0x400>; - interrupts =3D ; - #address-cells =3D <1>; - #size-cells =3D <0>; - power-domains =3D <&k3_pds 379 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 379 1>; - status =3D "disabled"; - }; - - main_spi4: spi@2140000 { - compatible =3D "ti,am654-mcspi","ti,omap4-mcspi"; - reg =3D <0x00 0x02140000 0x00 0x400>; - interrupts =3D ; - #address-cells =3D <1>; - #size-cells =3D <0>; - power-domains =3D <&k3_pds 380 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 380 1>; - status =3D "disabled"; - }; - - main_spi5: spi@2150000 { - compatible =3D "ti,am654-mcspi","ti,omap4-mcspi"; - reg =3D <0x00 0x02150000 0x00 0x400>; - interrupts =3D ; - #address-cells =3D <1>; - #size-cells =3D <0>; - power-domains =3D <&k3_pds 381 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 381 1>; - status =3D "disabled"; - }; - - main_spi6: spi@2160000 { - compatible =3D "ti,am654-mcspi","ti,omap4-mcspi"; - reg =3D <0x00 0x02160000 0x00 0x400>; - interrupts =3D ; - #address-cells =3D <1>; - #size-cells =3D <0>; - power-domains =3D <&k3_pds 382 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 382 1>; - status =3D "disabled"; - }; - - main_spi7: spi@2170000 { - compatible =3D "ti,am654-mcspi","ti,omap4-mcspi"; - reg =3D <0x00 0x02170000 0x00 0x400>; - interrupts =3D ; - #address-cells =3D <1>; - #size-cells =3D <0>; - power-domains =3D <&k3_pds 383 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 383 1>; - status =3D "disabled"; - }; - - ufs_wrapper: ufs-wrapper@4e80000 { - compatible =3D "ti,j721e-ufs"; - reg =3D <0x00 0x4e80000 0x00 0x100>; - power-domains =3D <&k3_pds 387 TI_SCI_PD_EXCLUSIVE>; - clocks =3D <&k3_clks 387 3>; - assigned-clocks =3D <&k3_clks 387 3>; - assigned-clock-parents =3D <&k3_clks 387 6>; - ranges; - #address-cells =3D <2>; - #size-cells =3D <2>; - status =3D "disabled"; - - ufs@4e84000 { - compatible =3D "cdns,ufshc-m31-16nm", "jedec,ufs-2.0"; - reg =3D <0x00 0x4e84000 0x00 0x10000>; - interrupts =3D ; - freq-table-hz =3D <250000000 250000000>, <19200000 19200000>, - <19200000 19200000>; - clocks =3D <&k3_clks 387 1>, <&k3_clks 387 3>, <&k3_clks 387 3>; - clock-names =3D "core_clk", "phy_clk", "ref_clk"; - dma-coherent; - }; - }; - - main_r5fss0: r5fss@5c00000 { - compatible =3D "ti,j721s2-r5fss"; - ti,cluster-mode =3D <1>; - #address-cells =3D <1>; - #size-cells =3D <1>; - ranges =3D <0x5c00000 0x00 0x5c00000 0x20000>, - <0x5d00000 0x00 0x5d00000 0x20000>; - power-domains =3D <&k3_pds 336 TI_SCI_PD_EXCLUSIVE>; - - main_r5fss0_core0: r5f@5c00000 { - compatible =3D "ti,j721s2-r5f"; - reg =3D <0x5c00000 0x00010000>, - <0x5c10000 0x00010000>; - reg-names =3D "atcm", "btcm"; - ti,sci =3D <&sms>; - ti,sci-dev-id =3D <339>; - ti,sci-proc-ids =3D <0x06 0xff>; - resets =3D <&k3_reset 339 1>; - firmware-name =3D "j784s4-main-r5f0_0-fw"; - ti,atcm-enable =3D <1>; - ti,btcm-enable =3D <1>; - ti,loczrama =3D <1>; - }; - - main_r5fss0_core1: r5f@5d00000 { - compatible =3D "ti,j721s2-r5f"; - reg =3D <0x5d00000 0x00010000>, - <0x5d10000 0x00010000>; - reg-names =3D "atcm", "btcm"; - ti,sci =3D <&sms>; - ti,sci-dev-id =3D <340>; - ti,sci-proc-ids =3D <0x07 0xff>; - resets =3D <&k3_reset 340 1>; - firmware-name =3D "j784s4-main-r5f0_1-fw"; - ti,atcm-enable =3D <1>; - ti,btcm-enable =3D <1>; - ti,loczrama =3D <1>; - }; - }; - - main_r5fss1: r5fss@5e00000 { - compatible =3D "ti,j721s2-r5fss"; - ti,cluster-mode =3D <1>; - #address-cells =3D <1>; - #size-cells =3D <1>; - ranges =3D <0x5e00000 0x00 0x5e00000 0x20000>, - <0x5f00000 0x00 0x5f00000 0x20000>; - power-domains =3D <&k3_pds 337 TI_SCI_PD_EXCLUSIVE>; - - main_r5fss1_core0: r5f@5e00000 { - compatible =3D "ti,j721s2-r5f"; - reg =3D <0x5e00000 0x00010000>, - <0x5e10000 0x00010000>; - reg-names =3D "atcm", "btcm"; - ti,sci =3D <&sms>; - ti,sci-dev-id =3D <341>; - ti,sci-proc-ids =3D <0x08 0xff>; - resets =3D <&k3_reset 341 1>; - firmware-name =3D "j784s4-main-r5f1_0-fw"; - ti,atcm-enable =3D <1>; - ti,btcm-enable =3D <1>; - ti,loczrama =3D <1>; - }; - - main_r5fss1_core1: r5f@5f00000 { - compatible =3D "ti,j721s2-r5f"; - reg =3D <0x5f00000 0x00010000>, - <0x5f10000 0x00010000>; - reg-names =3D "atcm", "btcm"; - ti,sci =3D <&sms>; - ti,sci-dev-id =3D <342>; - ti,sci-proc-ids =3D <0x09 0xff>; - resets =3D <&k3_reset 342 1>; - firmware-name =3D "j784s4-main-r5f1_1-fw"; - ti,atcm-enable =3D <1>; - ti,btcm-enable =3D <1>; - ti,loczrama =3D <1>; - }; - }; - - main_r5fss2: r5fss@5900000 { - compatible =3D "ti,j721s2-r5fss"; - ti,cluster-mode =3D <1>; - #address-cells =3D <1>; - #size-cells =3D <1>; - ranges =3D <0x5900000 0x00 0x5900000 0x20000>, - <0x5a00000 0x00 0x5a00000 0x20000>; - power-domains =3D <&k3_pds 338 TI_SCI_PD_EXCLUSIVE>; - - main_r5fss2_core0: r5f@5900000 { - compatible =3D "ti,j721s2-r5f"; - reg =3D <0x5900000 0x00010000>, - <0x5910000 0x00010000>; - reg-names =3D "atcm", "btcm"; - ti,sci =3D <&sms>; - ti,sci-dev-id =3D <343>; - ti,sci-proc-ids =3D <0x0a 0xff>; - resets =3D <&k3_reset 343 1>; - firmware-name =3D "j784s4-main-r5f2_0-fw"; - ti,atcm-enable =3D <1>; - ti,btcm-enable =3D <1>; - ti,loczrama =3D <1>; - }; - - main_r5fss2_core1: r5f@5a00000 { - compatible =3D "ti,j721s2-r5f"; - reg =3D <0x5a00000 0x00010000>, - <0x5a10000 0x00010000>; - reg-names =3D "atcm", "btcm"; - ti,sci =3D <&sms>; - ti,sci-dev-id =3D <344>; - ti,sci-proc-ids =3D <0x0b 0xff>; - resets =3D <&k3_reset 344 1>; - firmware-name =3D "j784s4-main-r5f2_1-fw"; - ti,atcm-enable =3D <1>; - ti,btcm-enable =3D <1>; - ti,loczrama =3D <1>; - }; - }; - - c71_0: dsp@64800000 { - compatible =3D "ti,j721s2-c71-dsp"; - reg =3D <0x00 0x64800000 0x00 0x00080000>, - <0x00 0x64e00000 0x00 0x0000c000>; - reg-names =3D "l2sram", "l1dram"; - ti,sci =3D <&sms>; - ti,sci-dev-id =3D <30>; - ti,sci-proc-ids =3D <0x30 0xff>; - resets =3D <&k3_reset 30 1>; - firmware-name =3D "j784s4-c71_0-fw"; - status =3D "disabled"; - }; - - c71_1: dsp@65800000 { - compatible =3D "ti,j721s2-c71-dsp"; - reg =3D <0x00 0x65800000 0x00 0x00080000>, - <0x00 0x65e00000 0x00 0x0000c000>; - reg-names =3D "l2sram", "l1dram"; - ti,sci =3D <&sms>; - ti,sci-dev-id =3D <33>; - ti,sci-proc-ids =3D <0x31 0xff>; - resets =3D <&k3_reset 33 1>; - firmware-name =3D "j784s4-c71_1-fw"; - status =3D "disabled"; - }; - - c71_2: dsp@66800000 { - compatible =3D "ti,j721s2-c71-dsp"; - reg =3D <0x00 0x66800000 0x00 0x00080000>, - <0x00 0x66e00000 0x00 0x0000c000>; - reg-names =3D "l2sram", "l1dram"; - ti,sci =3D <&sms>; - ti,sci-dev-id =3D <37>; - ti,sci-proc-ids =3D <0x32 0xff>; - resets =3D <&k3_reset 37 1>; - firmware-name =3D "j784s4-c71_2-fw"; - status =3D "disabled"; - }; - - c71_3: dsp@67800000 { - compatible =3D "ti,j721s2-c71-dsp"; - reg =3D <0x00 0x67800000 0x00 0x00080000>, - <0x00 0x67e00000 0x00 0x0000c000>; - reg-names =3D "l2sram", "l1dram"; - ti,sci =3D <&sms>; - ti,sci-dev-id =3D <40>; - ti,sci-proc-ids =3D <0x33 0xff>; - resets =3D <&k3_reset 40 1>; - firmware-name =3D "j784s4-c71_3-fw"; - status =3D "disabled"; - }; - - main_esm: esm@700000 { - compatible =3D "ti,j721e-esm"; - reg =3D <0x00 0x700000 0x00 0x1000>; - ti,esm-pins =3D <688>, <689>, <690>, <691>, <692>, <693>, <694>, - <695>; - bootph-pre-ram; - }; - - watchdog0: watchdog@2200000 { - compatible =3D "ti,j7-rti-wdt"; - reg =3D <0x00 0x2200000 0x00 0x100>; - clocks =3D <&k3_clks 348 0>; - power-domains =3D <&k3_pds 348 TI_SCI_PD_EXCLUSIVE>; - assigned-clocks =3D <&k3_clks 348 0>; - assigned-clock-parents =3D <&k3_clks 348 4>; - }; - - watchdog1: watchdog@2210000 { - compatible =3D "ti,j7-rti-wdt"; - reg =3D <0x00 0x2210000 0x00 0x100>; - clocks =3D <&k3_clks 349 0>; - power-domains =3D <&k3_pds 349 TI_SCI_PD_EXCLUSIVE>; - assigned-clocks =3D <&k3_clks 349 0>; - assigned-clock-parents =3D <&k3_clks 349 4>; - }; - - watchdog2: watchdog@2220000 { - compatible =3D "ti,j7-rti-wdt"; - reg =3D <0x00 0x2220000 0x00 0x100>; - clocks =3D <&k3_clks 350 0>; - power-domains =3D <&k3_pds 350 TI_SCI_PD_EXCLUSIVE>; - assigned-clocks =3D <&k3_clks 350 0>; - assigned-clock-parents =3D <&k3_clks 350 4>; - }; - - watchdog3: watchdog@2230000 { - compatible =3D "ti,j7-rti-wdt"; - reg =3D <0x00 0x2230000 0x00 0x100>; - clocks =3D <&k3_clks 351 0>; - power-domains =3D <&k3_pds 351 TI_SCI_PD_EXCLUSIVE>; - assigned-clocks =3D <&k3_clks 351 0>; - assigned-clock-parents =3D <&k3_clks 351 4>; - }; - - watchdog4: watchdog@2240000 { - compatible =3D "ti,j7-rti-wdt"; - reg =3D <0x00 0x2240000 0x00 0x100>; - clocks =3D <&k3_clks 352 0>; - power-domains =3D <&k3_pds 352 TI_SCI_PD_EXCLUSIVE>; - assigned-clocks =3D <&k3_clks 352 0>; - assigned-clock-parents =3D <&k3_clks 352 4>; - }; - - watchdog5: watchdog@2250000 { - compatible =3D "ti,j7-rti-wdt"; - reg =3D <0x00 0x2250000 0x00 0x100>; - clocks =3D <&k3_clks 353 0>; - power-domains =3D <&k3_pds 353 TI_SCI_PD_EXCLUSIVE>; - assigned-clocks =3D <&k3_clks 353 0>; - assigned-clock-parents =3D <&k3_clks 353 4>; - }; - - watchdog6: watchdog@2260000 { - compatible =3D "ti,j7-rti-wdt"; - reg =3D <0x00 0x2260000 0x00 0x100>; - clocks =3D <&k3_clks 354 0>; - power-domains =3D <&k3_pds 354 TI_SCI_PD_EXCLUSIVE>; - assigned-clocks =3D <&k3_clks 354 0>; - assigned-clock-parents =3D <&k3_clks 354 4>; - }; - - watchdog7: watchdog@2270000 { - compatible =3D "ti,j7-rti-wdt"; - reg =3D <0x00 0x2270000 0x00 0x100>; - clocks =3D <&k3_clks 355 0>; - power-domains =3D <&k3_pds 355 TI_SCI_PD_EXCLUSIVE>; - assigned-clocks =3D <&k3_clks 355 0>; - assigned-clock-parents =3D <&k3_clks 355 4>; - }; - - /* - * The following RTI instances are coupled with MCU R5Fs, c7x and - * GPU so keeping them reserved as these will be used by their - * respective firmware - */ - watchdog8: watchdog@22f0000 { - compatible =3D "ti,j7-rti-wdt"; - reg =3D <0x00 0x22f0000 0x00 0x100>; - clocks =3D <&k3_clks 360 0>; - power-domains =3D <&k3_pds 360 TI_SCI_PD_EXCLUSIVE>; - assigned-clocks =3D <&k3_clks 360 0>; - assigned-clock-parents =3D <&k3_clks 360 4>; - /* reserved for GPU */ - status =3D "reserved"; - }; - - watchdog9: watchdog@2300000 { - compatible =3D "ti,j7-rti-wdt"; - reg =3D <0x00 0x2300000 0x00 0x100>; - clocks =3D <&k3_clks 356 0>; - power-domains =3D <&k3_pds 356 TI_SCI_PD_EXCLUSIVE>; - assigned-clocks =3D <&k3_clks 356 0>; - assigned-clock-parents =3D <&k3_clks 356 4>; - /* reserved for C7X_0 DSP */ - status =3D "reserved"; - }; - - watchdog10: watchdog@2310000 { - compatible =3D "ti,j7-rti-wdt"; - reg =3D <0x00 0x2310000 0x00 0x100>; - clocks =3D <&k3_clks 357 0>; - power-domains =3D <&k3_pds 357 TI_SCI_PD_EXCLUSIVE>; - assigned-clocks =3D <&k3_clks 357 0>; - assigned-clock-parents =3D <&k3_clks 357 4>; - /* reserved for C7X_1 DSP */ - status =3D "reserved"; - }; - - watchdog11: watchdog@2320000 { - compatible =3D "ti,j7-rti-wdt"; - reg =3D <0x00 0x2320000 0x00 0x100>; - clocks =3D <&k3_clks 358 0>; - power-domains =3D <&k3_pds 358 TI_SCI_PD_EXCLUSIVE>; - assigned-clocks =3D <&k3_clks 358 0>; - assigned-clock-parents =3D <&k3_clks 358 4>; - /* reserved for C7X_2 DSP */ - status =3D "reserved"; - }; - - watchdog12: watchdog@2330000 { - compatible =3D "ti,j7-rti-wdt"; - reg =3D <0x00 0x2330000 0x00 0x100>; - clocks =3D <&k3_clks 359 0>; - power-domains =3D <&k3_pds 359 TI_SCI_PD_EXCLUSIVE>; - assigned-clocks =3D <&k3_clks 359 0>; - assigned-clock-parents =3D <&k3_clks 359 4>; - /* reserved for C7X_3 DSP */ - status =3D "reserved"; - }; - - watchdog13: watchdog@23c0000 { - compatible =3D "ti,j7-rti-wdt"; - reg =3D <0x00 0x23c0000 0x00 0x100>; - clocks =3D <&k3_clks 361 0>; - power-domains =3D <&k3_pds 361 TI_SCI_PD_EXCLUSIVE>; - assigned-clocks =3D <&k3_clks 361 0>; - assigned-clock-parents =3D <&k3_clks 361 4>; - /* reserved for MAIN_R5F0_0 */ - status =3D "reserved"; - }; - - watchdog14: watchdog@23d0000 { - compatible =3D "ti,j7-rti-wdt"; - reg =3D <0x00 0x23d0000 0x00 0x100>; - clocks =3D <&k3_clks 362 0>; - power-domains =3D <&k3_pds 362 TI_SCI_PD_EXCLUSIVE>; - assigned-clocks =3D <&k3_clks 362 0>; - assigned-clock-parents =3D <&k3_clks 362 4>; - /* reserved for MAIN_R5F0_1 */ - status =3D "reserved"; - }; - - watchdog15: watchdog@23e0000 { - compatible =3D "ti,j7-rti-wdt"; - reg =3D <0x00 0x23e0000 0x00 0x100>; - clocks =3D <&k3_clks 363 0>; - power-domains =3D <&k3_pds 363 TI_SCI_PD_EXCLUSIVE>; - assigned-clocks =3D <&k3_clks 363 0>; - assigned-clock-parents =3D <&k3_clks 363 4>; - /* reserved for MAIN_R5F1_0 */ - status =3D "reserved"; - }; - - watchdog16: watchdog@23f0000 { - compatible =3D "ti,j7-rti-wdt"; - reg =3D <0x00 0x23f0000 0x00 0x100>; - clocks =3D <&k3_clks 364 0>; - power-domains =3D <&k3_pds 364 TI_SCI_PD_EXCLUSIVE>; - assigned-clocks =3D <&k3_clks 364 0>; - assigned-clock-parents =3D <&k3_clks 364 4>; - /* reserved for MAIN_R5F1_1 */ - status =3D "reserved"; - }; - - watchdog17: watchdog@2540000 { - compatible =3D "ti,j7-rti-wdt"; - reg =3D <0x00 0x2540000 0x00 0x100>; - clocks =3D <&k3_clks 365 0>; - power-domains =3D <&k3_pds 365 TI_SCI_PD_EXCLUSIVE>; - assigned-clocks =3D <&k3_clks 365 0>; - assigned-clock-parents =3D <&k3_clks 366 4>; - /* reserved for MAIN_R5F2_0 */ - status =3D "reserved"; - }; - - watchdog18: watchdog@2550000 { - compatible =3D "ti,j7-rti-wdt"; - reg =3D <0x00 0x2550000 0x00 0x100>; - clocks =3D <&k3_clks 366 0>; - power-domains =3D <&k3_pds 366 TI_SCI_PD_EXCLUSIVE>; - assigned-clocks =3D <&k3_clks 366 0>; - assigned-clock-parents =3D <&k3_clks 366 4>; - /* reserved for MAIN_R5F2_1 */ - status =3D "reserved"; - }; - - mhdp: bridge@a000000 { - compatible =3D "ti,j721e-mhdp8546"; - reg =3D <0x0 0xa000000 0x0 0x30a00>, - <0x0 0x4f40000 0x0 0x20>; - reg-names =3D "mhdptx", "j721e-intg"; - clocks =3D <&k3_clks 217 11>; - interrupt-parent =3D <&gic500>; - interrupts =3D ; - power-domains =3D <&k3_pds 217 TI_SCI_PD_EXCLUSIVE>; - status =3D "disabled"; - - dp0_ports: ports { - #address-cells =3D <1>; - #size-cells =3D <0>; - /* Remote-endpoints are on the boards so - * ports are defined in the platform dt file. - */ - }; - }; - - dss: dss@4a00000 { - compatible =3D "ti,j721e-dss"; - reg =3D <0x00 0x04a00000 0x00 0x10000>, /* common_m */ - <0x00 0x04a10000 0x00 0x10000>, /* common_s0*/ - <0x00 0x04b00000 0x00 0x10000>, /* common_s1*/ - <0x00 0x04b10000 0x00 0x10000>, /* common_s2*/ - <0x00 0x04a20000 0x00 0x10000>, /* vidl1 */ - <0x00 0x04a30000 0x00 0x10000>, /* vidl2 */ - <0x00 0x04a50000 0x00 0x10000>, /* vid1 */ - <0x00 0x04a60000 0x00 0x10000>, /* vid2 */ - <0x00 0x04a70000 0x00 0x10000>, /* ovr1 */ - <0x00 0x04a90000 0x00 0x10000>, /* ovr2 */ - <0x00 0x04ab0000 0x00 0x10000>, /* ovr3 */ - <0x00 0x04ad0000 0x00 0x10000>, /* ovr4 */ - <0x00 0x04a80000 0x00 0x10000>, /* vp1 */ - <0x00 0x04aa0000 0x00 0x10000>, /* vp1 */ - <0x00 0x04ac0000 0x00 0x10000>, /* vp1 */ - <0x00 0x04ae0000 0x00 0x10000>, /* vp4 */ - <0x00 0x04af0000 0x00 0x10000>; /* wb */ - reg-names =3D "common_m", "common_s0", - "common_s1", "common_s2", - "vidl1", "vidl2","vid1","vid2", - "ovr1", "ovr2", "ovr3", "ovr4", - "vp1", "vp2", "vp3", "vp4", - "wb"; - clocks =3D <&k3_clks 218 0>, - <&k3_clks 218 2>, - <&k3_clks 218 5>, - <&k3_clks 218 14>, - <&k3_clks 218 18>; - clock-names =3D "fck", "vp1", "vp2", "vp3", "vp4"; - power-domains =3D <&k3_pds 218 TI_SCI_PD_EXCLUSIVE>; - interrupts =3D , - , - , - ; - interrupt-names =3D "common_m", - "common_s0", - "common_s1", - "common_s2"; - status =3D "disabled"; - - dss_ports: ports { - /* Ports that DSS drives are platform specific - * so they are defined in platform dt file. - */ - }; - }; - - mcasp0: mcasp@2b00000 { - compatible =3D "ti,am33xx-mcasp-audio"; - reg =3D <0x00 0x02b00000 0x00 0x2000>, - <0x00 0x02b08000 0x00 0x1000>; - reg-names =3D "mpu","dat"; - interrupts =3D , - ; - interrupt-names =3D "tx", "rx"; - dmas =3D <&main_udmap 0xc400>, <&main_udmap 0x4400>; - dma-names =3D "tx", "rx"; - clocks =3D <&k3_clks 265 0>; - clock-names =3D "fck"; - assigned-clocks =3D <&k3_clks 265 0>; - assigned-clock-parents =3D <&k3_clks 265 1>; - power-domains =3D <&k3_pds 265 TI_SCI_PD_EXCLUSIVE>; - status =3D "disabled"; - }; - - mcasp1: mcasp@2b10000 { - compatible =3D "ti,am33xx-mcasp-audio"; - reg =3D <0x00 0x02b10000 0x00 0x2000>, - <0x00 0x02b18000 0x00 0x1000>; - reg-names =3D "mpu","dat"; - interrupts =3D , - ; - interrupt-names =3D "tx", "rx"; - dmas =3D <&main_udmap 0xc401>, <&main_udmap 0x4401>; - dma-names =3D "tx", "rx"; - clocks =3D <&k3_clks 266 0>; - clock-names =3D "fck"; - assigned-clocks =3D <&k3_clks 266 0>; - assigned-clock-parents =3D <&k3_clks 266 1>; - power-domains =3D <&k3_pds 266 TI_SCI_PD_EXCLUSIVE>; - status =3D "disabled"; - }; - - mcasp2: mcasp@2b20000 { - compatible =3D "ti,am33xx-mcasp-audio"; - reg =3D <0x00 0x02b20000 0x00 0x2000>, - <0x00 0x02b28000 0x00 0x1000>; - reg-names =3D "mpu","dat"; - interrupts =3D , - ; - interrupt-names =3D "tx", "rx"; - dmas =3D <&main_udmap 0xc402>, <&main_udmap 0x4402>; - dma-names =3D "tx", "rx"; - clocks =3D <&k3_clks 267 0>; - clock-names =3D "fck"; - assigned-clocks =3D <&k3_clks 267 0>; - assigned-clock-parents =3D <&k3_clks 267 1>; - power-domains =3D <&k3_pds 267 TI_SCI_PD_EXCLUSIVE>; - status =3D "disabled"; - }; - - mcasp3: mcasp@2b30000 { - compatible =3D "ti,am33xx-mcasp-audio"; - reg =3D <0x00 0x02b30000 0x00 0x2000>, - <0x00 0x02b38000 0x00 0x1000>; - reg-names =3D "mpu","dat"; - interrupts =3D , - ; - interrupt-names =3D "tx", "rx"; - dmas =3D <&main_udmap 0xc403>, <&main_udmap 0x4403>; - dma-names =3D "tx", "rx"; - clocks =3D <&k3_clks 268 0>; - clock-names =3D "fck"; - assigned-clocks =3D <&k3_clks 268 0>; - assigned-clock-parents =3D <&k3_clks 268 1>; - power-domains =3D <&k3_pds 268 TI_SCI_PD_EXCLUSIVE>; - status =3D "disabled"; - }; - - mcasp4: mcasp@2b40000 { - compatible =3D "ti,am33xx-mcasp-audio"; - reg =3D <0x00 0x02b40000 0x00 0x2000>, - <0x00 0x02b48000 0x00 0x1000>; - reg-names =3D "mpu","dat"; - interrupts =3D , - ; - interrupt-names =3D "tx", "rx"; - dmas =3D <&main_udmap 0xc404>, <&main_udmap 0x4404>; - dma-names =3D "tx", "rx"; - clocks =3D <&k3_clks 269 0>; - clock-names =3D "fck"; - assigned-clocks =3D <&k3_clks 269 0>; - assigned-clock-parents =3D <&k3_clks 269 1>; - power-domains =3D <&k3_pds 269 TI_SCI_PD_EXCLUSIVE>; - status =3D "disabled"; - }; -}; +// SPDX-License-Identifier: GPL-2.0-only OR MIT +/* + * Device Tree Source for J784S4 SoC Family Main Domain peripherals + * + * Copyright (C) 2022-2024 Texas Instruments Incorporated - https://www.ti= .com/ + */ + +&cbass_main { + c71_3: dsp@67800000 { + compatible =3D "ti,j721s2-c71-dsp"; + reg =3D <0x00 0x67800000 0x00 0x00080000>, + <0x00 0x67e00000 0x00 0x0000c000>; + reg-names =3D "l2sram", "l1dram"; + resets =3D <&k3_reset 40 1>; + firmware-name =3D "j784s4-c71_3-fw"; + ti,sci =3D <&sms>; + ti,sci-dev-id =3D <40>; + ti,sci-proc-ids =3D <0x33 0xff>; + status =3D "disabled"; + }; + + pcie2_rc: pcie@2920000 { + compatible =3D "ti,j784s4-pcie-host"; + reg =3D <0x00 0x02920000 0x00 0x1000>, + <0x00 0x02927000 0x00 0x400>, + <0x00 0x0e000000 0x00 0x00800000>, + <0x44 0x00000000 0x00 0x00001000>; + ranges =3D <0x01000000 0x0 0x00001000 0x44 0x00001000 0x0 0x0010000>, + <0x02000000 0x0 0x00011000 0x44 0x00011000 0x0 0x7fef000>; + reg-names =3D "intd_cfg", "user_cfg", "reg", "cfg"; + interrupt-names =3D "link_state"; + interrupts =3D ; + device_type =3D "pci"; + max-link-speed =3D <3>; + num-lanes =3D <2>; + power-domains =3D <&k3_pds 334 TI_SCI_PD_EXCLUSIVE>; + clocks =3D <&k3_clks 334 0>; + clock-names =3D "fck"; + #address-cells =3D <3>; + #size-cells =3D <2>; + bus-range =3D <0x0 0xff>; + vendor-id =3D <0x104c>; + device-id =3D <0xb012>; + msi-map =3D <0x0 &gic_its 0x20000 0x10000>; + dma-coherent; + dma-ranges =3D <0x02000000 0x0 0x0 0x0 0x0 0x10000 0x0>; + ti,syscon-pcie-ctrl =3D <&pcie2_ctrl 0x0>; + status =3D "disabled"; + }; + + pcie3_rc: pcie@2930000 { + compatible =3D "ti,j784s4-pcie-host"; + reg =3D <0x00 0x02930000 0x00 0x1000>, + <0x00 0x02937000 0x00 0x400>, + <0x00 0x0e800000 0x00 0x00800000>, + <0x44 0x10000000 0x00 0x00001000>; + ranges =3D <0x01000000 0x0 0x00001000 0x44 0x10001000 0x0 0x0010000>, + <0x02000000 0x0 0x00011000 0x44 0x10011000 0x0 0x7fef000>; + reg-names =3D "intd_cfg", "user_cfg", "reg", "cfg"; + interrupt-names =3D "link_state"; + interrupts =3D ; + device_type =3D "pci"; + max-link-speed =3D <3>; + num-lanes =3D <2>; + power-domains =3D <&k3_pds 335 TI_SCI_PD_EXCLUSIVE>; + clocks =3D <&k3_clks 335 0>; + clock-names =3D "fck"; + #address-cells =3D <3>; + #size-cells =3D <2>; + bus-range =3D <0x0 0xff>; + vendor-id =3D <0x104c>; + device-id =3D <0xb012>; + msi-map =3D <0x0 &gic_its 0x30000 0x10000>; + dma-coherent; + dma-ranges =3D <0x02000000 0x0 0x0 0x0 0x0 0x10000 0x0>; + ti,syscon-pcie-ctrl =3D <&pcie3_ctrl 0x0>; + status =3D "disabled"; + }; + + serdes_wiz2: wiz@5020000 { + compatible =3D "ti,j784s4-wiz-10g"; + ranges =3D <0x05020000 0x00 0x05020000 0x10000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + power-domains =3D <&k3_pds 406 TI_SCI_PD_EXCLUSIVE>; + clocks =3D <&k3_clks 406 2>, <&k3_clks 406 6>, <&serdes_refclk>, <&k3_cl= ks 406 5>; + clock-names =3D "fck", "core_ref_clk", "ext_ref_clk", "core_ref1_clk"; + assigned-clocks =3D <&k3_clks 406 6>; + assigned-clock-parents =3D <&k3_clks 406 10>; + num-lanes =3D <4>; + #reset-cells =3D <1>; + #clock-cells =3D <1>; + status =3D "disabled"; + + serdes2: serdes@5020000 { + compatible =3D "ti,j721e-serdes-10g"; + reg =3D <0x05020000 0x010000>; + reg-names =3D "torrent_phy"; + resets =3D <&serdes_wiz2 0>; + reset-names =3D "torrent_reset"; + clocks =3D <&serdes_wiz2 TI_WIZ_PLL0_REFCLK>, + <&serdes_wiz2 TI_WIZ_PHY_EN_REFCLK>; + clock-names =3D "refclk", "phy_en_refclk"; + assigned-clocks =3D <&serdes_wiz2 TI_WIZ_PLL0_REFCLK>, + <&serdes_wiz2 TI_WIZ_PLL1_REFCLK>, + <&serdes_wiz2 TI_WIZ_REFCLK_DIG>; + assigned-clock-parents =3D <&k3_clks 406 6>, + <&k3_clks 406 6>, + <&k3_clks 406 6>; + #address-cells =3D <1>; + #size-cells =3D <0>; + #clock-cells =3D <1>; + status =3D "disabled"; + }; + }; +}; + +&scm_conf { + pcie2_ctrl: pcie2-ctrl@4078 { + compatible =3D "ti,j784s4-pcie-ctrl", "syscon"; + reg =3D <0x4078 0x4>; + }; + + pcie3_ctrl: pcie3-ctrl@407c { + compatible =3D "ti,j784s4-pcie-ctrl", "syscon"; + reg =3D <0x407c 0x4>; + }; +}; diff --git a/arch/arm64/boot/dts/ti/k3-j784s4.dtsi b/arch/arm64/boot/dts/ti= /k3-j784s4.dtsi dissimilarity index 60% index 5e84c6b4f5ad..f5afa32157cb 100644 --- a/arch/arm64/boot/dts/ti/k3-j784s4.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j784s4.dtsi @@ -1,303 +1,172 @@ -// SPDX-License-Identifier: GPL-2.0-only OR MIT -/* - * Device Tree Source for J784S4 SoC Family - * - * TRM (SPRUJ43 JULY 2022): https://www.ti.com/lit/zip/spruj52 - * - * Copyright (C) 2022-2024 Texas Instruments Incorporated - https://www.ti= .com/ - * - */ - -#include -#include -#include - -#include "k3-pinctrl.h" - -/ { - model =3D "Texas Instruments K3 J784S4 SoC"; - compatible =3D "ti,j784s4"; - interrupt-parent =3D <&gic500>; - #address-cells =3D <2>; - #size-cells =3D <2>; - - cpus { - #address-cells =3D <1>; - #size-cells =3D <0>; - cpu-map { - cluster0: cluster0 { - core0 { - cpu =3D <&cpu0>; - }; - - core1 { - cpu =3D <&cpu1>; - }; - - core2 { - cpu =3D <&cpu2>; - }; - - core3 { - cpu =3D <&cpu3>; - }; - }; - - cluster1: cluster1 { - core0 { - cpu =3D <&cpu4>; - }; - - core1 { - cpu =3D <&cpu5>; - }; - - core2 { - cpu =3D <&cpu6>; - }; - - core3 { - cpu =3D <&cpu7>; - }; - }; - }; - - cpu0: cpu@0 { - compatible =3D "arm,cortex-a72"; - reg =3D <0x000>; - device_type =3D "cpu"; - enable-method =3D "psci"; - i-cache-size =3D <0xc000>; - i-cache-line-size =3D <64>; - i-cache-sets =3D <256>; - d-cache-size =3D <0x8000>; - d-cache-line-size =3D <64>; - d-cache-sets =3D <256>; - next-level-cache =3D <&L2_0>; - }; - - cpu1: cpu@1 { - compatible =3D "arm,cortex-a72"; - reg =3D <0x001>; - device_type =3D "cpu"; - enable-method =3D "psci"; - i-cache-size =3D <0xc000>; - i-cache-line-size =3D <64>; - i-cache-sets =3D <256>; - d-cache-size =3D <0x8000>; - d-cache-line-size =3D <64>; - d-cache-sets =3D <256>; - next-level-cache =3D <&L2_0>; - }; - - cpu2: cpu@2 { - compatible =3D "arm,cortex-a72"; - reg =3D <0x002>; - device_type =3D "cpu"; - enable-method =3D "psci"; - i-cache-size =3D <0xc000>; - i-cache-line-size =3D <64>; - i-cache-sets =3D <256>; - d-cache-size =3D <0x8000>; - d-cache-line-size =3D <64>; - d-cache-sets =3D <256>; - next-level-cache =3D <&L2_0>; - }; - - cpu3: cpu@3 { - compatible =3D "arm,cortex-a72"; - reg =3D <0x003>; - device_type =3D "cpu"; - enable-method =3D "psci"; - i-cache-size =3D <0xc000>; - i-cache-line-size =3D <64>; - i-cache-sets =3D <256>; - d-cache-size =3D <0x8000>; - d-cache-line-size =3D <64>; - d-cache-sets =3D <256>; - next-level-cache =3D <&L2_0>; - }; - - cpu4: cpu@100 { - compatible =3D "arm,cortex-a72"; - reg =3D <0x100>; - device_type =3D "cpu"; - enable-method =3D "psci"; - i-cache-size =3D <0xc000>; - i-cache-line-size =3D <64>; - i-cache-sets =3D <256>; - d-cache-size =3D <0x8000>; - d-cache-line-size =3D <64>; - d-cache-sets =3D <256>; - next-level-cache =3D <&L2_1>; - }; - - cpu5: cpu@101 { - compatible =3D "arm,cortex-a72"; - reg =3D <0x101>; - device_type =3D "cpu"; - enable-method =3D "psci"; - i-cache-size =3D <0xc000>; - i-cache-line-size =3D <64>; - i-cache-sets =3D <256>; - d-cache-size =3D <0x8000>; - d-cache-line-size =3D <64>; - d-cache-sets =3D <256>; - next-level-cache =3D <&L2_1>; - }; - - cpu6: cpu@102 { - compatible =3D "arm,cortex-a72"; - reg =3D <0x102>; - device_type =3D "cpu"; - enable-method =3D "psci"; - i-cache-size =3D <0xc000>; - i-cache-line-size =3D <64>; - i-cache-sets =3D <256>; - d-cache-size =3D <0x8000>; - d-cache-line-size =3D <64>; - d-cache-sets =3D <256>; - next-level-cache =3D <&L2_1>; - }; - - cpu7: cpu@103 { - compatible =3D "arm,cortex-a72"; - reg =3D <0x103>; - device_type =3D "cpu"; - enable-method =3D "psci"; - i-cache-size =3D <0xc000>; - i-cache-line-size =3D <64>; - i-cache-sets =3D <256>; - d-cache-size =3D <0x8000>; - d-cache-line-size =3D <64>; - d-cache-sets =3D <256>; - next-level-cache =3D <&L2_1>; - }; - }; - - L2_0: l2-cache0 { - compatible =3D "cache"; - cache-level =3D <2>; - cache-unified; - cache-size =3D <0x200000>; - cache-line-size =3D <64>; - cache-sets =3D <1024>; - next-level-cache =3D <&msmc_l3>; - }; - - L2_1: l2-cache1 { - compatible =3D "cache"; - cache-level =3D <2>; - cache-unified; - cache-size =3D <0x200000>; - cache-line-size =3D <64>; - cache-sets =3D <1024>; - next-level-cache =3D <&msmc_l3>; - }; - - msmc_l3: l3-cache0 { - compatible =3D "cache"; - cache-level =3D <3>; - cache-unified; - }; - - firmware { - optee { - compatible =3D "linaro,optee-tz"; - method =3D "smc"; - }; - - psci: psci { - compatible =3D "arm,psci-1.0"; - method =3D "smc"; - }; - }; - - a72_timer0: timer-cl0-cpu0 { - compatible =3D "arm,armv8-timer"; - interrupts =3D , /* cntpsirq */ - , /* cntpnsirq */ - , /* cntvirq */ - ; /* cnthpirq */ - }; - - pmu: pmu { - compatible =3D "arm,cortex-a72-pmu"; - /* Recommendation from GIC500 TRM Table A.3 */ - interrupts =3D ; - }; - - cbass_main: bus@100000 { - bootph-all; - compatible =3D "simple-bus"; - #address-cells =3D <2>; - #size-cells =3D <2>; - ranges =3D <0x00 0x00100000 0x00 0x00100000 0x00 0x00020000>, /* ctrl mm= r */ - <0x00 0x00600000 0x00 0x00600000 0x00 0x00031100>, /* GPIO */ - <0x00 0x00700000 0x00 0x00700000 0x00 0x00001000>, /* ESM */ - <0x00 0x01000000 0x00 0x01000000 0x00 0x0d000000>, /* Most peripherals= */ - <0x00 0x04210000 0x00 0x04210000 0x00 0x00010000>, /* VPU0 */ - <0x00 0x04220000 0x00 0x04220000 0x00 0x00010000>, /* VPU1 */ - <0x00 0x0d000000 0x00 0x0d000000 0x00 0x00800000>, /* PCIe0 Core*/ - <0x00 0x0d800000 0x00 0x0d800000 0x00 0x00800000>, /* PCIe1 Core*/ - <0x00 0x0e000000 0x00 0x0e000000 0x00 0x00800000>, /* PCIe2 Core*/ - <0x00 0x0e800000 0x00 0x0e800000 0x00 0x00800000>, /* PCIe3 Core*/ - <0x00 0x10000000 0x00 0x10000000 0x00 0x08000000>, /* PCIe0 DAT0 */ - <0x00 0x18000000 0x00 0x18000000 0x00 0x08000000>, /* PCIe1 DAT0 */ - <0x00 0x64800000 0x00 0x64800000 0x00 0x0070c000>, /* C71_1 */ - <0x00 0x65800000 0x00 0x65800000 0x00 0x0070c000>, /* C71_2 */ - <0x00 0x66800000 0x00 0x66800000 0x00 0x0070c000>, /* C71_3 */ - <0x00 0x67800000 0x00 0x67800000 0x00 0x0070c000>, /* C71_4 */ - <0x00 0x6f000000 0x00 0x6f000000 0x00 0x00310000>, /* A72 PERIPHBASE */ - <0x00 0x70000000 0x00 0x70000000 0x00 0x00400000>, /* MSMC RAM */ - <0x00 0x30000000 0x00 0x30000000 0x00 0x0c400000>, /* MAIN NAVSS */ - <0x40 0x00000000 0x40 0x00000000 0x01 0x00000000>, /* PCIe0 DAT1 */ - <0x41 0x00000000 0x41 0x00000000 0x01 0x00000000>, /* PCIe1 DAT1 */ - <0x42 0x00000000 0x42 0x00000000 0x01 0x00000000>, /* PCIe2 DAT1 */ - <0x43 0x00000000 0x43 0x00000000 0x01 0x00000000>, /* PCIe3 DAT1 */ - <0x44 0x00000000 0x44 0x00000000 0x00 0x08000000>, /* PCIe2 DAT0 */ - <0x44 0x10000000 0x44 0x10000000 0x00 0x08000000>, /* PCIe3 DAT0 */ - <0x4e 0x20000000 0x4e 0x20000000 0x00 0x00080000>, /* GPU */ - - /* MCUSS_WKUP Range */ - <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>, - <0x00 0x40200000 0x00 0x40200000 0x00 0x00998400>, - <0x00 0x40f00000 0x00 0x40f00000 0x00 0x00020000>, - <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>, - <0x00 0x41400000 0x00 0x41400000 0x00 0x00020000>, - <0x00 0x41c00000 0x00 0x41c00000 0x00 0x00100000>, - <0x00 0x42040000 0x00 0x42040000 0x00 0x03ac2400>, - <0x00 0x45100000 0x00 0x45100000 0x00 0x00c24000>, - <0x00 0x46000000 0x00 0x46000000 0x00 0x00200000>, - <0x00 0x47000000 0x00 0x47000000 0x00 0x00068400>, - <0x00 0x50000000 0x00 0x50000000 0x00 0x10000000>, - <0x04 0x00000000 0x04 0x00000000 0x04 0x00000000>; - - cbass_mcu_wakeup: bus@28380000 { - bootph-all; - compatible =3D "simple-bus"; - #address-cells =3D <2>; - #size-cells =3D <2>; - ranges =3D <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>, /* MCU NA= VSS*/ - <0x00 0x40200000 0x00 0x40200000 0x00 0x00998400>, /* First periphera= l window */ - <0x00 0x40f00000 0x00 0x40f00000 0x00 0x00020000>, /* CTRL_MMR0 */ - <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>, /* MCU R5F Core0 */ - <0x00 0x41400000 0x00 0x41400000 0x00 0x00020000>, /* MCU R5F Core1 */ - <0x00 0x41c00000 0x00 0x41c00000 0x00 0x00100000>, /* MCU SRAM */ - <0x00 0x42040000 0x00 0x42040000 0x00 0x03ac2400>, /* WKUP peripheral= window */ - <0x00 0x45100000 0x00 0x45100000 0x00 0x00c24000>, /* MMRs, remaining= NAVSS */ - <0x00 0x46000000 0x00 0x46000000 0x00 0x00200000>, /* CPSW */ - <0x00 0x47000000 0x00 0x47000000 0x00 0x00068400>, /* OSPI register s= pace */ - <0x00 0x50000000 0x00 0x50000000 0x00 0x10000000>, /* FSS data region= 1 */ - <0x04 0x00000000 0x04 0x00000000 0x04 0x00000000>; /* FSS data region= 0/3 */ - }; - }; - - thermal_zones: thermal-zones { - #include "k3-j784s4-thermal.dtsi" - }; -}; - -/* Now include peripherals from each bus segment */ -#include "k3-j784s4-main.dtsi" -#include "k3-j784s4-mcu-wakeup.dtsi" +// SPDX-License-Identifier: GPL-2.0-only OR MIT +/* + * Device Tree Source for J784S4 SoC Family + * + * TRM (SPRUJ43 JULY 2022): https://www.ti.com/lit/zip/spruj52 + * + * Copyright (C) 2022-2024 Texas Instruments Incorporated - https://www.ti= .com/ + * + */ + +#include "k3-j784s4-j742s2-common.dtsi" + +/ { + model =3D "Texas Instruments K3 J784S4 SoC"; + compatible =3D "ti,j784s4"; + + cpus { + #address-cells =3D <1>; + #size-cells =3D <0>; + cpu-map { + cluster0: cluster0 { + core0 { + cpu =3D <&cpu0>; + }; + + core1 { + cpu =3D <&cpu1>; + }; + + core2 { + cpu =3D <&cpu2>; + }; + + core3 { + cpu =3D <&cpu3>; + }; + }; + + cluster1: cluster1 { + core0 { + cpu =3D <&cpu4>; + }; + + core1 { + cpu =3D <&cpu5>; + }; + + core2 { + cpu =3D <&cpu6>; + }; + + core3 { + cpu =3D <&cpu7>; + }; + }; + }; + + cpu0: cpu@0 { + compatible =3D "arm,cortex-a72"; + reg =3D <0x000>; + device_type =3D "cpu"; + enable-method =3D "psci"; + i-cache-size =3D <0xc000>; + i-cache-line-size =3D <64>; + i-cache-sets =3D <256>; + d-cache-size =3D <0x8000>; + d-cache-line-size =3D <64>; + d-cache-sets =3D <256>; + next-level-cache =3D <&L2_0>; + }; + + cpu1: cpu@1 { + compatible =3D "arm,cortex-a72"; + reg =3D <0x001>; + device_type =3D "cpu"; + enable-method =3D "psci"; + i-cache-size =3D <0xc000>; + i-cache-line-size =3D <64>; + i-cache-sets =3D <256>; + d-cache-size =3D <0x8000>; + d-cache-line-size =3D <64>; + d-cache-sets =3D <256>; + next-level-cache =3D <&L2_0>; + }; + + cpu2: cpu@2 { + compatible =3D "arm,cortex-a72"; + reg =3D <0x002>; + device_type =3D "cpu"; + enable-method =3D "psci"; + i-cache-size =3D <0xc000>; + i-cache-line-size =3D <64>; + i-cache-sets =3D <256>; + d-cache-size =3D <0x8000>; + d-cache-line-size =3D <64>; + d-cache-sets =3D <256>; + next-level-cache =3D <&L2_0>; + }; + + cpu3: cpu@3 { + compatible =3D "arm,cortex-a72"; + reg =3D <0x003>; + device_type =3D "cpu"; + enable-method =3D "psci"; + i-cache-size =3D <0xc000>; + i-cache-line-size =3D <64>; + i-cache-sets =3D <256>; + d-cache-size =3D <0x8000>; + d-cache-line-size =3D <64>; + d-cache-sets =3D <256>; + next-level-cache =3D <&L2_0>; + }; + + cpu4: cpu@100 { + compatible =3D "arm,cortex-a72"; + reg =3D <0x100>; + device_type =3D "cpu"; + enable-method =3D "psci"; + i-cache-size =3D <0xc000>; + i-cache-line-size =3D <64>; + i-cache-sets =3D <256>; + d-cache-size =3D <0x8000>; + d-cache-line-size =3D <64>; + d-cache-sets =3D <256>; + next-level-cache =3D <&L2_1>; + }; + + cpu5: cpu@101 { + compatible =3D "arm,cortex-a72"; + reg =3D <0x101>; + device_type =3D "cpu"; + enable-method =3D "psci"; + i-cache-size =3D <0xc000>; + i-cache-line-size =3D <64>; + i-cache-sets =3D <256>; + d-cache-size =3D <0x8000>; + d-cache-line-size =3D <64>; + d-cache-sets =3D <256>; + next-level-cache =3D <&L2_1>; + }; + + cpu6: cpu@102 { + compatible =3D "arm,cortex-a72"; + reg =3D <0x102>; + device_type =3D "cpu"; + enable-method =3D "psci"; + i-cache-size =3D <0xc000>; + i-cache-line-size =3D <64>; + i-cache-sets =3D <256>; + d-cache-size =3D <0x8000>; + d-cache-line-size =3D <64>; + d-cache-sets =3D <256>; + next-level-cache =3D <&L2_1>; + }; + + cpu7: cpu@103 { + compatible =3D "arm,cortex-a72"; + reg =3D <0x103>; + device_type =3D "cpu"; + enable-method =3D "psci"; + i-cache-size =3D <0xc000>; + i-cache-line-size =3D <64>; + i-cache-sets =3D <256>; + d-cache-size =3D <0x8000>; + d-cache-line-size =3D <64>; + d-cache-sets =3D <256>; + next-level-cache =3D <&L2_1>; + }; + }; +}; + +#include "k3-j784s4-main.dtsi" --=20 2.46.0 From nobody Thu Dec 18 20:36:32 2025 Received: from fllv0015.ext.ti.com (fllv0015.ext.ti.com [198.47.19.141]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CCA141D6786; Tue, 3 Sep 2024 08:12:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.19.141 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725351172; cv=none; b=ndjbGaXZ3Czn5TOIHP3esQNEsgyZDAPGStm/kXlX2xUdmX1aPLinvjtL+sJnr5q3Spbtvv2XMuszH8aLea8W2n7ZaSh+Kd568N9BfyoUVMyYgpI+p6qKkSvFI81QfpEyXDKNQSjOGd/pfTiJiS9GcNF8J6aLeB2feeGxQfCgqs4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725351172; c=relaxed/simple; bh=ypUBGHwoqKmHIWPhlGkrO/UAMm0ybk6gY7ykkWkoyc8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=g2PsvwpOMfpGvgrDSHD/XvTqvWNtJi6ekbpI3qp0Zp3fNvXl0auliqlx57TwZSM5qSBMdKGIUq31A+J1nkVe2DXdxFoZbsj8N8tQYr7P0LiaiYjRFgD4ylGmUWUbZEaBAD6IPu13etEmfDcJyytWZXHr1pONXSFKpPHdM2b/muI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=KigscBBa; arc=none smtp.client-ip=198.47.19.141 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="KigscBBa" Received: from fllv0034.itg.ti.com ([10.64.40.246]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 4838Cdo3049899; Tue, 3 Sep 2024 03:12:39 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1725351159; bh=BPnvpx0S8cIyeyRyZ6hWJWGgORJHHTtqb4vQfQ2T9so=; h=From:Date:Subject:References:In-Reply-To:To:CC; b=KigscBBaVTXxHoGYA1WO7wMdvetY7MdTQXzwRRnXhdlm8i8xZlXypYg+R03tGXiuu plva4uGEucNWAucdfbsqlD3G52+/hCU6y/lX6HqhB9vR8iJRBPh6qMO5cTn0BZYXcR 9lD8Bpn39rO/APnvCfgWAOlTbJ72LxfgRapWOpNQ= Received: from DLEE111.ent.ti.com (dlee111.ent.ti.com [157.170.170.22]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 4838Cdow058913 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 3 Sep 2024 03:12:39 -0500 Received: from DLEE109.ent.ti.com (157.170.170.41) by DLEE111.ent.ti.com (157.170.170.22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Tue, 3 Sep 2024 03:12:39 -0500 Received: from lelvsmtp5.itg.ti.com (10.180.75.250) by DLEE109.ent.ti.com (157.170.170.41) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Tue, 3 Sep 2024 03:12:39 -0500 Received: from [127.0.1.1] (uda0497581.dhcp.ti.com [10.24.68.185]) by lelvsmtp5.itg.ti.com (8.15.2/8.15.2) with ESMTP id 4838CQoA062032; Tue, 3 Sep 2024 03:12:35 -0500 From: Manorit Chawdhry Date: Tue, 3 Sep 2024 13:42:20 +0530 Subject: [PATCH RESEND v6 2/5] arm64: dts: ti: Refactor J784s4-evm to a common file Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20240903-b4-upstream-j742s2-v6-2-49d980fed889@ti.com> References: <20240903-b4-upstream-j742s2-v6-0-49d980fed889@ti.com> In-Reply-To: <20240903-b4-upstream-j742s2-v6-0-49d980fed889@ti.com> To: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: , , , Udit Kumar , Neha Malcom Francis , Aniket Limaye , Beleswar Padhi , Siddharth Vadapalli , Manorit Chawdhry X-Mailer: b4 0.15-dev X-Developer-Signature: v=1; a=ed25519-sha256; t=1725351146; l=44021; i=m-chawdhry@ti.com; s=20231127; h=from:subject:message-id; bh=ypUBGHwoqKmHIWPhlGkrO/UAMm0ybk6gY7ykkWkoyc8=; b=DG/MtCfgeaiOWXegsCY0/IY8lTtnvlQETxxsLKAnxFoculcO/PGA0/h6BIez4q6qvOR6zVGYG 14o/gE0Bp1jCiA9rUYB5wKkRWzEpNo06n8kdmxaEOLxo3X1N+RYKb5E X-Developer-Key: i=m-chawdhry@ti.com; a=ed25519; pk=fsr6Tm39TvsTgfyfFQLk+nnqIz2sBA1PthfqqfiiYSs= X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Refactor J784s4-evm to a common file which uses the superset device to allow reuse in j742s2-evm which uses the subset part. Signed-off-by: Manorit Chawdhry Reviewed-by: Beleswar Padhi --- Notes: v6: - Rebased with conflicts arch/arm64/boot/dts/ti/k3-j784s4-evm.dts | 1588 +---------------= ---- ...s4-evm.dts =3D> k3-j784s4-j742s2-evm-common.dtsi} | 45 +- 2 files changed, 59 insertions(+), 1574 deletions(-) diff --git a/arch/arm64/boot/dts/ti/k3-j784s4-evm.dts b/arch/arm64/boot/dts= /ti/k3-j784s4-evm.dts dissimilarity index 96% index 6695ebbcb4d0..a84bde08f85e 100644 --- a/arch/arm64/boot/dts/ti/k3-j784s4-evm.dts +++ b/arch/arm64/boot/dts/ti/k3-j784s4-evm.dts @@ -1,1531 +1,57 @@ -// SPDX-License-Identifier: GPL-2.0-only OR MIT -/* - * Copyright (C) 2022-2024 Texas Instruments Incorporated - https://www.ti= .com/ - * - * EVM Board Schematics: https://www.ti.com/lit/zip/sprr458 - */ - -/dts-v1/; - -#include -#include -#include "k3-j784s4.dtsi" - -/ { - compatible =3D "ti,j784s4-evm", "ti,j784s4"; - model =3D "Texas Instruments J784S4 EVM"; - - chosen { - stdout-path =3D "serial2:115200n8"; - }; - - aliases { - serial0 =3D &wkup_uart0; - serial1 =3D &mcu_uart0; - serial2 =3D &main_uart8; - mmc0 =3D &main_sdhci0; - mmc1 =3D &main_sdhci1; - i2c0 =3D &wkup_i2c0; - i2c3 =3D &main_i2c0; - ethernet0 =3D &mcu_cpsw_port1; - ethernet1 =3D &main_cpsw1_port1; - }; - - memory@80000000 { - device_type =3D "memory"; - bootph-all; - /* 32G RAM */ - reg =3D <0x00000000 0x80000000 0x00000000 0x80000000>, - <0x00000008 0x80000000 0x00000007 0x80000000>; - }; - - reserved_memory: reserved-memory { - #address-cells =3D <2>; - #size-cells =3D <2>; - ranges; - - secure_ddr: optee@9e800000 { - reg =3D <0x00 0x9e800000 0x00 0x01800000>; - no-map; - }; - - mcu_r5fss0_core0_dma_memory_region: r5f-dma-memory@a0000000 { - compatible =3D "shared-dma-pool"; - reg =3D <0x00 0xa0000000 0x00 0x100000>; - no-map; - }; - - mcu_r5fss0_core0_memory_region: r5f-memory@a0100000 { - compatible =3D "shared-dma-pool"; - reg =3D <0x00 0xa0100000 0x00 0xf00000>; - no-map; - }; - - mcu_r5fss0_core1_dma_memory_region: r5f-dma-memory@a1000000 { - compatible =3D "shared-dma-pool"; - reg =3D <0x00 0xa1000000 0x00 0x100000>; - no-map; - }; - - mcu_r5fss0_core1_memory_region: r5f-memory@a1100000 { - compatible =3D "shared-dma-pool"; - reg =3D <0x00 0xa1100000 0x00 0xf00000>; - no-map; - }; - - main_r5fss0_core0_dma_memory_region: r5f-dma-memory@a2000000 { - compatible =3D "shared-dma-pool"; - reg =3D <0x00 0xa2000000 0x00 0x100000>; - no-map; - }; - - main_r5fss0_core0_memory_region: r5f-memory@a2100000 { - compatible =3D "shared-dma-pool"; - reg =3D <0x00 0xa2100000 0x00 0xf00000>; - no-map; - }; - - main_r5fss0_core1_dma_memory_region: r5f-dma-memory@a3000000 { - compatible =3D "shared-dma-pool"; - reg =3D <0x00 0xa3000000 0x00 0x100000>; - no-map; - }; - - main_r5fss0_core1_memory_region: r5f-memory@a3100000 { - compatible =3D "shared-dma-pool"; - reg =3D <0x00 0xa3100000 0x00 0xf00000>; - no-map; - }; - - main_r5fss1_core0_dma_memory_region: r5f-dma-memory@a4000000 { - compatible =3D "shared-dma-pool"; - reg =3D <0x00 0xa4000000 0x00 0x100000>; - no-map; - }; - - main_r5fss1_core0_memory_region: r5f-memory@a4100000 { - compatible =3D "shared-dma-pool"; - reg =3D <0x00 0xa4100000 0x00 0xf00000>; - no-map; - }; - - main_r5fss1_core1_dma_memory_region: r5f-dma-memory@a5000000 { - compatible =3D "shared-dma-pool"; - reg =3D <0x00 0xa5000000 0x00 0x100000>; - no-map; - }; - - main_r5fss1_core1_memory_region: r5f-memory@a5100000 { - compatible =3D "shared-dma-pool"; - reg =3D <0x00 0xa5100000 0x00 0xf00000>; - no-map; - }; - - main_r5fss2_core0_dma_memory_region: r5f-dma-memory@a6000000 { - compatible =3D "shared-dma-pool"; - reg =3D <0x00 0xa6000000 0x00 0x100000>; - no-map; - }; - - main_r5fss2_core0_memory_region: r5f-memory@a6100000 { - compatible =3D "shared-dma-pool"; - reg =3D <0x00 0xa6100000 0x00 0xf00000>; - no-map; - }; - - main_r5fss2_core1_dma_memory_region: r5f-dma-memory@a7000000 { - compatible =3D "shared-dma-pool"; - reg =3D <0x00 0xa7000000 0x00 0x100000>; - no-map; - }; - - main_r5fss2_core1_memory_region: r5f-memory@a7100000 { - compatible =3D "shared-dma-pool"; - reg =3D <0x00 0xa7100000 0x00 0xf00000>; - no-map; - }; - - c71_0_dma_memory_region: c71-dma-memory@a8000000 { - compatible =3D "shared-dma-pool"; - reg =3D <0x00 0xa8000000 0x00 0x100000>; - no-map; - }; - - c71_0_memory_region: c71-memory@a8100000 { - compatible =3D "shared-dma-pool"; - reg =3D <0x00 0xa8100000 0x00 0xf00000>; - no-map; - }; - - c71_1_dma_memory_region: c71-dma-memory@a9000000 { - compatible =3D "shared-dma-pool"; - reg =3D <0x00 0xa9000000 0x00 0x100000>; - no-map; - }; - - c71_1_memory_region: c71-memory@a9100000 { - compatible =3D "shared-dma-pool"; - reg =3D <0x00 0xa9100000 0x00 0xf00000>; - no-map; - }; - - c71_2_dma_memory_region: c71-dma-memory@aa000000 { - compatible =3D "shared-dma-pool"; - reg =3D <0x00 0xaa000000 0x00 0x100000>; - no-map; - }; - - c71_2_memory_region: c71-memory@aa100000 { - compatible =3D "shared-dma-pool"; - reg =3D <0x00 0xaa100000 0x00 0xf00000>; - no-map; - }; - - c71_3_dma_memory_region: c71-dma-memory@ab000000 { - compatible =3D "shared-dma-pool"; - reg =3D <0x00 0xab000000 0x00 0x100000>; - no-map; - }; - - c71_3_memory_region: c71-memory@ab100000 { - compatible =3D "shared-dma-pool"; - reg =3D <0x00 0xab100000 0x00 0xf00000>; - no-map; - }; - }; - - evm_12v0: regulator-evm12v0 { - /* main supply */ - compatible =3D "regulator-fixed"; - regulator-name =3D "evm_12v0"; - regulator-min-microvolt =3D <12000000>; - regulator-max-microvolt =3D <12000000>; - regulator-always-on; - regulator-boot-on; - }; - - vsys_3v3: regulator-vsys3v3 { - /* Output of LM5140 */ - compatible =3D "regulator-fixed"; - regulator-name =3D "vsys_3v3"; - regulator-min-microvolt =3D <3300000>; - regulator-max-microvolt =3D <3300000>; - vin-supply =3D <&evm_12v0>; - regulator-always-on; - regulator-boot-on; - }; - - vsys_5v0: regulator-vsys5v0 { - /* Output of LM5140 */ - compatible =3D "regulator-fixed"; - regulator-name =3D "vsys_5v0"; - regulator-min-microvolt =3D <5000000>; - regulator-max-microvolt =3D <5000000>; - vin-supply =3D <&evm_12v0>; - regulator-always-on; - regulator-boot-on; - }; - - vdd_mmc1: regulator-sd { - /* Output of TPS22918 */ - compatible =3D "regulator-fixed"; - regulator-name =3D "vdd_mmc1"; - regulator-min-microvolt =3D <3300000>; - regulator-max-microvolt =3D <3300000>; - regulator-boot-on; - enable-active-high; - vin-supply =3D <&vsys_3v3>; - gpio =3D <&exp2 2 GPIO_ACTIVE_HIGH>; - }; - - vdd_sd_dv: regulator-TLV71033 { - /* Output of TLV71033 */ - compatible =3D "regulator-gpio"; - regulator-name =3D "tlv71033"; - pinctrl-names =3D "default"; - pinctrl-0 =3D <&vdd_sd_dv_pins_default>; - regulator-min-microvolt =3D <1800000>; - regulator-max-microvolt =3D <3300000>; - regulator-boot-on; - vin-supply =3D <&vsys_5v0>; - gpios =3D <&main_gpio0 8 GPIO_ACTIVE_HIGH>; - states =3D <1800000 0x0>, - <3300000 0x1>; - }; - - dp0_pwr_3v3: regulator-dp0-prw { - compatible =3D "regulator-fixed"; - regulator-name =3D "dp0-pwr"; - regulator-min-microvolt =3D <3300000>; - regulator-max-microvolt =3D <3300000>; - gpio =3D <&exp4 0 GPIO_ACTIVE_HIGH>; - enable-active-high; - }; - - dp0: connector-dp0 { - compatible =3D "dp-connector"; - label =3D "DP0"; - type =3D "full-size"; - dp-pwr-supply =3D <&dp0_pwr_3v3>; - - port { - dp0_connector_in: endpoint { - remote-endpoint =3D <&dp0_out>; - }; - }; - }; - - transceiver0: can-phy0 { - compatible =3D "ti,tcan1042"; - #phy-cells =3D <0>; - max-bitrate =3D <5000000>; - pinctrl-names =3D "default"; - pinctrl-0 =3D <&mcu_mcan0_gpio_pins_default>; - standby-gpios =3D <&wkup_gpio0 69 GPIO_ACTIVE_HIGH>; - }; - - transceiver1: can-phy1 { - compatible =3D "ti,tcan1042"; - #phy-cells =3D <0>; - max-bitrate =3D <5000000>; - pinctrl-names =3D "default"; - pinctrl-0 =3D <&mcu_mcan1_gpio_pins_default>; - standby-gpios =3D <&wkup_gpio0 2 GPIO_ACTIVE_HIGH>; - }; - - transceiver2: can-phy2 { - /* standby pin has been grounded by default */ - compatible =3D "ti,tcan1042"; - #phy-cells =3D <0>; - max-bitrate =3D <5000000>; - }; - - transceiver3: can-phy3 { - compatible =3D "ti,tcan1042"; - #phy-cells =3D <0>; - max-bitrate =3D <5000000>; - standby-gpios =3D <&exp2 7 GPIO_ACTIVE_HIGH>; - mux-states =3D <&mux1 1>; - }; - - mux1: mux-controller { - compatible =3D "gpio-mux"; - #mux-state-cells =3D <1>; - mux-gpios =3D <&exp2 14 GPIO_ACTIVE_HIGH>; - idle-state =3D <1>; - }; - - codec_audio: sound { - compatible =3D "ti,j7200-cpb-audio"; - model =3D "j784s4-cpb"; - - ti,cpb-mcasp =3D <&mcasp0>; - ti,cpb-codec =3D <&pcm3168a_1>; - - clocks =3D <&k3_clks 265 0>, <&k3_clks 265 1>, - <&k3_clks 157 34>, <&k3_clks 157 63>; - clock-names =3D "cpb-mcasp-auxclk", "cpb-mcasp-auxclk-48000", - "cpb-codec-scki", "cpb-codec-scki-48000"; - }; -}; - -&wkup_gpio0 { - status =3D "okay"; -}; - -&main_pmx0 { - bootph-all; - main_cpsw2g_default_pins: main-cpsw2g-default-pins { - pinctrl-single,pins =3D < - J784S4_IOPAD(0x0b8, PIN_INPUT, 6) /* (AC34) MCASP1_ACLKX.RGMII1_RD0 */ - J784S4_IOPAD(0x0a0, PIN_INPUT, 6) /* (AD34) MCASP0_AXR12.RGMII1_RD1 */ - J784S4_IOPAD(0x0a4, PIN_INPUT, 6) /* (AJ36) MCASP0_AXR13.RGMII1_RD2 */ - J784S4_IOPAD(0x0a8, PIN_INPUT, 6) /* (AF34) MCASP0_AXR14.RGMII1_RD3 */ - J784S4_IOPAD(0x0b0, PIN_INPUT, 6) /* (AL33) MCASP1_AXR3.RGMII1_RXC */ - J784S4_IOPAD(0x0ac, PIN_INPUT, 6) /* (AE34) MCASP0_AXR15.RGMII1_RX_CTL = */ - J784S4_IOPAD(0x08c, PIN_INPUT, 6) /* (AE35) MCASP0_AXR7.RGMII1_TD0 */ - J784S4_IOPAD(0x090, PIN_INPUT, 6) /* (AC35) MCASP0_AXR8.RGMII1_TD1 */ - J784S4_IOPAD(0x094, PIN_INPUT, 6) /* (AG35) MCASP0_AXR9.RGMII1_TD2 */ - J784S4_IOPAD(0x098, PIN_INPUT, 6) /* (AH36) MCASP0_AXR10.RGMII1_TD3 */ - J784S4_IOPAD(0x0b4, PIN_INPUT, 6) /* (AL34) MCASP1_AXR4.RGMII1_TXC */ - J784S4_IOPAD(0x09c, PIN_INPUT, 6) /* (AF35) MCASP0_AXR11.RGMII1_TX_CTL = */ - >; - }; - - main_cpsw2g_mdio_default_pins: main-cpsw2g-mdio-default-pins { - pinctrl-single,pins =3D < - J784S4_IOPAD(0x0c0, PIN_INPUT, 6) /* (AD38) MCASP1_AXR0.MDIO0_MDC */ - J784S4_IOPAD(0x0bc, PIN_INPUT, 6) /* (AD33) MCASP1_AFSX.MDIO0_MDIO */ - >; - }; - - main_uart8_pins_default: main-uart8-default-pins { - bootph-all; - pinctrl-single,pins =3D < - J784S4_IOPAD(0x040, PIN_INPUT, 14) /* (AF37) MCASP0_AXR0.UART8_CTSn */ - J784S4_IOPAD(0x044, PIN_OUTPUT, 14) /* (AG37) MCASP0_AXR1.UART8_RTSn */ - J784S4_IOPAD(0x0d0, PIN_INPUT, 11) /* (AP38) SPI0_CS1.UART8_RXD */ - J784S4_IOPAD(0x0d4, PIN_OUTPUT, 11) /* (AN38) SPI0_CLK.UART8_TXD */ - >; - }; - - main_i2c0_pins_default: main-i2c0-default-pins { - pinctrl-single,pins =3D < - J784S4_IOPAD(0x0e0, PIN_INPUT_PULLUP, 0) /* (AN36) I2C0_SCL */ - J784S4_IOPAD(0x0e4, PIN_INPUT_PULLUP, 0) /* (AP37) I2C0_SDA */ - >; - }; - - main_i2c5_pins_default: main-i2c5-default-pins { - pinctrl-single,pins =3D < - J784S4_IOPAD(0x01c, PIN_INPUT, 8) /* (AG34) MCAN15_TX.I2C5_SCL */ - J784S4_IOPAD(0x018, PIN_INPUT, 8) /* (AK36) MCAN14_RX.I2C5_SDA */ - >; - }; - - main_mmc1_pins_default: main-mmc1-default-pins { - bootph-all; - pinctrl-single,pins =3D < - J784S4_IOPAD(0x104, PIN_INPUT, 0) /* (AB38) MMC1_CLK */ - J784S4_IOPAD(0x108, PIN_INPUT, 0) /* (AB36) MMC1_CMD */ - J784S4_IOPAD(0x100, PIN_INPUT, 0) /* (No Pin) MMC1_CLKLB */ - J784S4_IOPAD(0x0fc, PIN_INPUT, 0) /* (AA33) MMC1_DAT0 */ - J784S4_IOPAD(0x0f8, PIN_INPUT, 0) /* (AB34) MMC1_DAT1 */ - J784S4_IOPAD(0x0f4, PIN_INPUT, 0) /* (AA32) MMC1_DAT2 */ - J784S4_IOPAD(0x0f0, PIN_INPUT, 0) /* (AC38) MMC1_DAT3 */ - J784S4_IOPAD(0x0e8, PIN_INPUT, 8) /* (AR38) TIMER_IO0.MMC1_SDCD */ - >; - }; - - vdd_sd_dv_pins_default: vdd-sd-dv-default-pins { - pinctrl-single,pins =3D < - J784S4_IOPAD(0x020, PIN_INPUT, 7) /* (AJ35) MCAN15_RX.GPIO0_8 */ - >; - }; - - dp0_pins_default: dp0-default-pins { - pinctrl-single,pins =3D < - J784S4_IOPAD(0x0cc, PIN_INPUT, 12) /* (AM37) SPI0_CS0.DP0_HPD */ - >; - }; - - main_i2c4_pins_default: main-i2c4-default-pins { - pinctrl-single,pins =3D < - J784S4_IOPAD(0x014, PIN_INPUT_PULLUP, 8) /* (AG33) MCAN14_TX.I2C4_SCL */ - J784S4_IOPAD(0x010, PIN_INPUT_PULLUP, 8) /* (AH33) MCAN13_RX.I2C4_SDA */ - >; - }; - - main_mcan4_pins_default: main-mcan4-default-pins { - pinctrl-single,pins =3D < - J784S4_IOPAD(0x088, PIN_INPUT, 0) /* (AF36) MCAN4_RX */ - J784S4_IOPAD(0x084, PIN_OUTPUT, 0) /* (AG38) MCAN4_TX */ - >; - }; - - main_mcan16_pins_default: main-mcan16-default-pins { - pinctrl-single,pins =3D < - J784S4_IOPAD(0x028, PIN_INPUT, 0) /* (AE33) MCAN16_RX */ - J784S4_IOPAD(0x024, PIN_OUTPUT, 0) /* (AH34) MCAN16_TX */ - >; - }; - - main_usbss0_pins_default: main-usbss0-default-pins { - bootph-all; - pinctrl-single,pins =3D < - J784S4_IOPAD(0x0ec, PIN_OUTPUT, 6) /* (AN37) TIMER_IO1.USB0_DRVVBUS */ - >; - }; - - main_i2c3_pins_default: main-i2c3-default-pins { - pinctrl-single,pins =3D < - J784S4_IOPAD(0x064, PIN_INPUT, 13) /* (AF38) MCAN0_TX.I2C3_SCL */ - J784S4_IOPAD(0x060, PIN_INPUT, 13) /* (AE36) MCASP2_AXR1.I2C3_SDA */ - >; - }; - - main_mcasp0_pins_default: main-mcasp0-default-pins { - pinctrl-single,pins =3D < - J784S4_IOPAD(0x038, PIN_OUTPUT_PULLDOWN, 1) /* (AK35) MCASP0_ACLKX */ - J784S4_IOPAD(0x03c, PIN_OUTPUT_PULLDOWN, 1) /* (AK38) MCASP0_AFSX */ - J784S4_IOPAD(0x07c, PIN_OUTPUT_PULLDOWN, 1) /* (AJ38) MCASP0_AXR3 */ - J784S4_IOPAD(0x080, PIN_INPUT_PULLDOWN, 1) /* (AK34) MCASP0_AXR4 */ - >; - }; - - audio_ext_refclk1_pins_default: audio-ext-refclk1-default-pins { - pinctrl-single,pins =3D < - J784S4_IOPAD(0x078, PIN_OUTPUT, 1) /* (AH37) MCAN2_RX.AUDIO_EXT_REFCLK1= */ - >; - }; -}; - -&wkup_pmx2 { - bootph-all; - wkup_uart0_pins_default: wkup-uart0-default-pins { - bootph-all; - pinctrl-single,pins =3D < - J784S4_WKUP_IOPAD(0x048, PIN_INPUT, 0) /* (K35) WKUP_UART0_RXD */ - J784S4_WKUP_IOPAD(0x04c, PIN_OUTPUT, 0) /* (K34) WKUP_UART0_TXD */ - >; - }; - - wkup_i2c0_pins_default: wkup-i2c0-default-pins { - bootph-all; - pinctrl-single,pins =3D < - J784S4_WKUP_IOPAD(0x98, PIN_INPUT, 0) /* (N33) WKUP_I2C0_SCL */ - J784S4_WKUP_IOPAD(0x9c, PIN_INPUT, 0) /* (N35) WKUP_I2C0_SDA */ - >; - }; - - mcu_uart0_pins_default: mcu-uart0-default-pins { - bootph-all; - pinctrl-single,pins =3D < - J784S4_WKUP_IOPAD(0x090, PIN_INPUT, 0) /* (H37) WKUP_GPIO0_14.MCU_UART0= _CTSn */ - J784S4_WKUP_IOPAD(0x094, PIN_OUTPUT, 0) /* (K37) WKUP_GPIO0_15.MCU_UART= 0_RTSn */ - J784S4_WKUP_IOPAD(0x08c, PIN_INPUT, 0) /* (K38) WKUP_GPIO0_13.MCU_UART0= _RXD */ - J784S4_WKUP_IOPAD(0x088, PIN_OUTPUT, 0) /* (J37) WKUP_GPIO0_12.MCU_UART= 0_TXD */ - >; - }; - - mcu_cpsw_pins_default: mcu-cpsw-default-pins { - pinctrl-single,pins =3D < - J784S4_WKUP_IOPAD(0x02c, PIN_INPUT, 0) /* (A35) MCU_RGMII1_RD0 */ - J784S4_WKUP_IOPAD(0x028, PIN_INPUT, 0) /* (B36) MCU_RGMII1_RD1 */ - J784S4_WKUP_IOPAD(0x024, PIN_INPUT, 0) /* (C36) MCU_RGMII1_RD2 */ - J784S4_WKUP_IOPAD(0x020, PIN_INPUT, 0) /* (D36) MCU_RGMII1_RD3 */ - J784S4_WKUP_IOPAD(0x01c, PIN_INPUT, 0) /* (B37) MCU_RGMII1_RXC */ - J784S4_WKUP_IOPAD(0x004, PIN_INPUT, 0) /* (C37) MCU_RGMII1_RX_CTL */ - J784S4_WKUP_IOPAD(0x014, PIN_OUTPUT, 0) /* (D37) MCU_RGMII1_TD0 */ - J784S4_WKUP_IOPAD(0x010, PIN_OUTPUT, 0) /* (D38) MCU_RGMII1_TD1 */ - J784S4_WKUP_IOPAD(0x00c, PIN_OUTPUT, 0) /* (E37) MCU_RGMII1_TD2 */ - J784S4_WKUP_IOPAD(0x008, PIN_OUTPUT, 0) /* (E38) MCU_RGMII1_TD3 */ - J784S4_WKUP_IOPAD(0x018, PIN_OUTPUT, 0) /* (E36) MCU_RGMII1_TXC */ - J784S4_WKUP_IOPAD(0x000, PIN_OUTPUT, 0) /* (C38) MCU_RGMII1_TX_CTL */ - >; - }; - - mcu_mdio_pins_default: mcu-mdio-default-pins { - pinctrl-single,pins =3D < - J784S4_WKUP_IOPAD(0x034, PIN_OUTPUT, 0) /* (A36) MCU_MDIO0_MDC */ - J784S4_WKUP_IOPAD(0x030, PIN_INPUT, 0) /* (B35) MCU_MDIO0_MDIO */ - >; - }; - - mcu_adc0_pins_default: mcu-adc0-default-pins { - pinctrl-single,pins =3D < - J784S4_WKUP_IOPAD(0x0cc, PIN_INPUT, 0) /* (P36) MCU_ADC0_AIN0 */ - J784S4_WKUP_IOPAD(0x0d0, PIN_INPUT, 0) /* (V36) MCU_ADC0_AIN1 */ - J784S4_WKUP_IOPAD(0x0d4, PIN_INPUT, 0) /* (T34) MCU_ADC0_AIN2 */ - J784S4_WKUP_IOPAD(0x0d8, PIN_INPUT, 0) /* (T36) MCU_ADC0_AIN3 */ - J784S4_WKUP_IOPAD(0x0dc, PIN_INPUT, 0) /* (P34) MCU_ADC0_AIN4 */ - J784S4_WKUP_IOPAD(0x0e0, PIN_INPUT, 0) /* (R37) MCU_ADC0_AIN5 */ - J784S4_WKUP_IOPAD(0x0e4, PIN_INPUT, 0) /* (R33) MCU_ADC0_AIN6 */ - J784S4_WKUP_IOPAD(0x0e8, PIN_INPUT, 0) /* (V38) MCU_ADC0_AIN7 */ - >; - }; - - mcu_adc1_pins_default: mcu-adc1-default-pins { - pinctrl-single,pins =3D < - J784S4_WKUP_IOPAD(0x0ec, PIN_INPUT, 0) /* (Y38) MCU_ADC1_AIN0 */ - J784S4_WKUP_IOPAD(0x0f0, PIN_INPUT, 0) /* (Y34) MCU_ADC1_AIN1 */ - J784S4_WKUP_IOPAD(0x0f4, PIN_INPUT, 0) /* (V34) MCU_ADC1_AIN2 */ - J784S4_WKUP_IOPAD(0x0f8, PIN_INPUT, 0) /* (W37) MCU_ADC1_AIN3 */ - J784S4_WKUP_IOPAD(0x0fc, PIN_INPUT, 0) /* (AA37) MCU_ADC1_AIN4 */ - J784S4_WKUP_IOPAD(0x100, PIN_INPUT, 0) /* (W33) MCU_ADC1_AIN5 */ - J784S4_WKUP_IOPAD(0x104, PIN_INPUT, 0) /* (U33) MCU_ADC1_AIN6 */ - J784S4_WKUP_IOPAD(0x108, PIN_INPUT, 0) /* (Y36) MCU_ADC1_AIN7 */ - >; - }; - - mcu_mcan0_pins_default: mcu-mcan0-default-pins { - pinctrl-single,pins =3D < - J784S4_WKUP_IOPAD(0x050, PIN_OUTPUT, 0) /* (K33) MCU_MCAN0_TX */ - J784S4_WKUP_IOPAD(0x054, PIN_INPUT, 0) /* (F38) MCU_MCAN0_RX */ - >; - }; - - mcu_mcan1_pins_default: mcu-mcan1-default-pins { - pinctrl-single,pins =3D < - J784S4_WKUP_IOPAD(0x068, PIN_OUTPUT, 0) /* (H35) WKUP_GPIO0_4.MCU_MCAN1= _TX */ - J784S4_WKUP_IOPAD(0x06c, PIN_INPUT, 0) /* (K36) WKUP_GPIO0_5.MCU_MCAN1_= RX */ - >; - }; - - mcu_mcan0_gpio_pins_default: mcu-mcan0-gpio-default-pins { - pinctrl-single,pins =3D < - J784S4_WKUP_IOPAD(0x040, PIN_INPUT, 7) /* (J38) MCU_SPI0_D1.WKUP_GPIO0_= 69 */ - >; - }; - - mcu_mcan1_gpio_pins_default: mcu-mcan1-gpio-default-pins { - pinctrl-single,pins =3D < - J784S4_WKUP_IOPAD(0x060, PIN_INPUT, 7) /* (J35) WKUP_GPIO0_2 */ - >; - }; -}; - -&wkup_pmx1 { - status =3D "okay"; - - pmic_irq_pins_default: pmic-irq-default-pins { - pinctrl-single,pins =3D < - /* (G33) MCU_OSPI1_CSn1.WKUP_GPIO0_39 */ - J784S4_WKUP_IOPAD(0x028, PIN_INPUT, 7) - >; - }; -}; - -&wkup_pmx0 { - bootph-all; - mcu_fss0_ospi0_pins_default: mcu-fss0-ospi0-default-pins { - bootph-all; - pinctrl-single,pins =3D < - J784S4_WKUP_IOPAD(0x000, PIN_OUTPUT, 0) /* (E32) MCU_OSPI0_CLK */ - J784S4_WKUP_IOPAD(0x02c, PIN_OUTPUT, 0) /* (A32) MCU_OSPI0_CSn0 */ - J784S4_WKUP_IOPAD(0x00c, PIN_INPUT, 0) /* (B33) MCU_OSPI0_D0 */ - J784S4_WKUP_IOPAD(0x010, PIN_INPUT, 0) /* (B32) MCU_OSPI0_D1 */ - J784S4_WKUP_IOPAD(0x014, PIN_INPUT, 0) /* (C33) MCU_OSPI0_D2 */ - J784S4_WKUP_IOPAD(0x018, PIN_INPUT, 0) /* (C35) MCU_OSPI0_D3 */ - J784S4_WKUP_IOPAD(0x01c, PIN_INPUT, 0) /* (D33) MCU_OSPI0_D4 */ - J784S4_WKUP_IOPAD(0x020, PIN_INPUT, 0) /* (D34) MCU_OSPI0_D5 */ - J784S4_WKUP_IOPAD(0x024, PIN_INPUT, 0) /* (E34) MCU_OSPI0_D6 */ - J784S4_WKUP_IOPAD(0x028, PIN_INPUT, 0) /* (E33) MCU_OSPI0_D7 */ - J784S4_WKUP_IOPAD(0x008, PIN_INPUT, 0) /* (C34) MCU_OSPI0_DQS */ - >; - }; -}; - -&wkup_pmx1 { - bootph-all; - mcu_fss0_ospi0_1_pins_default: mcu-fss0-ospi0-1-default-pins { - bootph-all; - pinctrl-single,pins =3D < - J784S4_WKUP_IOPAD(0x004, PIN_OUTPUT, 6) /* (C32) MCU_OSPI0_ECC_FAIL */ - J784S4_WKUP_IOPAD(0x000, PIN_OUTPUT, 6) /* (B34) MCU_OSPI0_RESET_OUT0 */ - >; - }; - - mcu_fss0_ospi1_pins_default: mcu-fss0-ospi1-default-pins { - bootph-all; - pinctrl-single,pins =3D < - J784S4_WKUP_IOPAD(0x008, PIN_OUTPUT, 0) /* (F32) MCU_OSPI1_CLK */ - J784S4_WKUP_IOPAD(0x024, PIN_OUTPUT, 0) /* (G32) MCU_OSPI1_CSn0 */ - J784S4_WKUP_IOPAD(0x014, PIN_INPUT, 0) /* (E35) MCU_OSPI1_D0 */ - J784S4_WKUP_IOPAD(0x018, PIN_INPUT, 0) /* (D31) MCU_OSPI1_D1 */ - J784S4_WKUP_IOPAD(0x01C, PIN_INPUT, 0) /* (G31) MCU_OSPI1_D2 */ - J784S4_WKUP_IOPAD(0x020, PIN_INPUT, 0) /* (F33) MCU_OSPI1_D3 */ - J784S4_WKUP_IOPAD(0x010, PIN_INPUT, 0) /* (F31) MCU_OSPI1_DQS */ - J784S4_WKUP_IOPAD(0x00C, PIN_INPUT, 0) /* (C31) MCU_OSPI1_LBCLKO */ - >; - }; -}; - -&wkup_uart0 { - /* Firmware usage */ - status =3D "reserved"; - pinctrl-names =3D "default"; - pinctrl-0 =3D <&wkup_uart0_pins_default>; -}; - -&wkup_i2c0 { - bootph-all; - status =3D "okay"; - pinctrl-names =3D "default"; - pinctrl-0 =3D <&wkup_i2c0_pins_default>; - clock-frequency =3D <400000>; - - eeprom@50 { - /* CAV24C256WE-GT3 */ - compatible =3D "atmel,24c256"; - reg =3D <0x50>; - }; - - tps659413: pmic@48 { - compatible =3D "ti,tps6594-q1"; - reg =3D <0x48>; - system-power-controller; - pinctrl-names =3D "default"; - pinctrl-0 =3D <&pmic_irq_pins_default>; - interrupt-parent =3D <&wkup_gpio0>; - interrupts =3D <39 IRQ_TYPE_EDGE_FALLING>; - gpio-controller; - #gpio-cells =3D <2>; - ti,primary-pmic; - buck12-supply =3D <&vsys_3v3>; - buck3-supply =3D <&vsys_3v3>; - buck4-supply =3D <&vsys_3v3>; - buck5-supply =3D <&vsys_3v3>; - ldo1-supply =3D <&vsys_3v3>; - ldo2-supply =3D <&vsys_3v3>; - ldo3-supply =3D <&vsys_3v3>; - ldo4-supply =3D <&vsys_3v3>; - - regulators { - bucka12: buck12 { - regulator-name =3D "vdd_ddr_1v1"; - regulator-min-microvolt =3D <1100000>; - regulator-max-microvolt =3D <1100000>; - regulator-boot-on; - regulator-always-on; - }; - - bucka3: buck3 { - regulator-name =3D "vdd_ram_0v85"; - regulator-min-microvolt =3D <850000>; - regulator-max-microvolt =3D <850000>; - regulator-boot-on; - regulator-always-on; - }; - - bucka4: buck4 { - regulator-name =3D "vdd_io_1v8"; - regulator-min-microvolt =3D <1800000>; - regulator-max-microvolt =3D <1800000>; - regulator-boot-on; - regulator-always-on; - }; - - bucka5: buck5 { - regulator-name =3D "vdd_mcu_0v85"; - regulator-min-microvolt =3D <850000>; - regulator-max-microvolt =3D <850000>; - regulator-boot-on; - regulator-always-on; - }; - - ldoa1: ldo1 { - regulator-name =3D "vdd_mcuio_1v8"; - regulator-min-microvolt =3D <1800000>; - regulator-max-microvolt =3D <1800000>; - regulator-boot-on; - regulator-always-on; - }; - - ldoa2: ldo2 { - regulator-name =3D "vdd_mcuio_3v3"; - regulator-min-microvolt =3D <3300000>; - regulator-max-microvolt =3D <3300000>; - regulator-boot-on; - regulator-always-on; - }; - - ldoa3: ldo3 { - regulator-name =3D "vds_dll_0v8"; - regulator-min-microvolt =3D <800000>; - regulator-max-microvolt =3D <800000>; - regulator-boot-on; - regulator-always-on; - }; - - ldoa4: ldo4 { - regulator-name =3D "vda_mcu_1v8"; - regulator-min-microvolt =3D <1800000>; - regulator-max-microvolt =3D <1800000>; - regulator-boot-on; - regulator-always-on; - }; - }; - }; - - tps62873a: regulator@40 { - compatible =3D "ti,tps62873"; - reg =3D <0x40>; - bootph-pre-ram; - regulator-name =3D "VDD_CPU_AVS"; - regulator-min-microvolt =3D <750000>; - regulator-max-microvolt =3D <1330000>; - regulator-boot-on; - regulator-always-on; - }; - - tps62873b: regulator@43 { - compatible =3D "ti,tps62873"; - reg =3D <0x43>; - regulator-name =3D "VDD_CORE_0V8"; - regulator-min-microvolt =3D <760000>; - regulator-max-microvolt =3D <840000>; - regulator-boot-on; - regulator-always-on; - }; -}; - -&mcu_uart0 { - bootph-all; - status =3D "okay"; - pinctrl-names =3D "default"; - pinctrl-0 =3D <&mcu_uart0_pins_default>; -}; - -&main_uart8 { - bootph-all; - status =3D "okay"; - pinctrl-names =3D "default"; - pinctrl-0 =3D <&main_uart8_pins_default>; -}; - -&ufs_wrapper { - status =3D "okay"; -}; - -&fss { - bootph-all; - status =3D "okay"; -}; - -&ospi0 { - bootph-all; - status =3D "okay"; - pinctrl-names =3D "default"; - pinctrl-0 =3D <&mcu_fss0_ospi0_pins_default>, <&mcu_fss0_ospi0_1_pins_def= ault>; - - flash@0 { - bootph-all; - compatible =3D "jedec,spi-nor"; - reg =3D <0x0>; - spi-tx-bus-width =3D <8>; - spi-rx-bus-width =3D <8>; - spi-max-frequency =3D <25000000>; - cdns,tshsl-ns =3D <60>; - cdns,tsd2d-ns =3D <60>; - cdns,tchsh-ns =3D <60>; - cdns,tslch-ns =3D <60>; - cdns,read-delay =3D <4>; - - partitions { - compatible =3D "fixed-partitions"; - #address-cells =3D <1>; - #size-cells =3D <1>; - - partition@0 { - label =3D "ospi.tiboot3"; - reg =3D <0x0 0x80000>; - }; - - partition@80000 { - label =3D "ospi.tispl"; - reg =3D <0x80000 0x200000>; - }; - - partition@280000 { - label =3D "ospi.u-boot"; - reg =3D <0x280000 0x400000>; - }; - - partition@680000 { - label =3D "ospi.env"; - reg =3D <0x680000 0x40000>; - }; - - partition@6c0000 { - label =3D "ospi.env.backup"; - reg =3D <0x6c0000 0x40000>; - }; - - partition@800000 { - label =3D "ospi.rootfs"; - reg =3D <0x800000 0x37c0000>; - }; - - partition@3fc0000 { - bootph-all; - label =3D "ospi.phypattern"; - reg =3D <0x3fc0000 0x40000>; - }; - }; - }; -}; - -&ospi1 { - bootph-all; - status =3D "okay"; - pinctrl-names =3D "default"; - pinctrl-0 =3D <&mcu_fss0_ospi1_pins_default>; - - flash@0 { - bootph-all; - compatible =3D "jedec,spi-nor"; - reg =3D <0x0>; - spi-tx-bus-width =3D <1>; - spi-rx-bus-width =3D <4>; - spi-max-frequency =3D <40000000>; - cdns,tshsl-ns =3D <60>; - cdns,tsd2d-ns =3D <60>; - cdns,tchsh-ns =3D <60>; - cdns,tslch-ns =3D <60>; - cdns,read-delay =3D <2>; - - partitions { - compatible =3D "fixed-partitions"; - #address-cells =3D <1>; - #size-cells =3D <1>; - - partition@0 { - label =3D "qspi.tiboot3"; - reg =3D <0x0 0x80000>; - }; - - partition@80000 { - label =3D "qspi.tispl"; - reg =3D <0x80000 0x200000>; - }; - - partition@280000 { - label =3D "qspi.u-boot"; - reg =3D <0x280000 0x400000>; - }; - - partition@680000 { - label =3D "qspi.env"; - reg =3D <0x680000 0x40000>; - }; - - partition@6c0000 { - label =3D "qspi.env.backup"; - reg =3D <0x6c0000 0x40000>; - }; - - partition@800000 { - label =3D "qspi.rootfs"; - reg =3D <0x800000 0x37c0000>; - }; - - partition@3fc0000 { - bootph-all; - label =3D "qspi.phypattern"; - reg =3D <0x3fc0000 0x40000>; - }; - }; - - }; -}; - -&main_i2c0 { - status =3D "okay"; - pinctrl-names =3D "default"; - pinctrl-0 =3D <&main_i2c0_pins_default>; - - clock-frequency =3D <400000>; - - exp1: gpio@20 { - compatible =3D "ti,tca6416"; - reg =3D <0x20>; - gpio-controller; - #gpio-cells =3D <2>; - gpio-line-names =3D "PCIE1_2L_MODE_SEL", "PCIE1_4L_PERSTZ", "PCIE1_2L_RC= _RSTZ", - "PCIE1_2L_EP_RST_EN", "PCIE0_4L_MODE_SEL", "PCIE0_4L_PERSTZ", - "PCIE0_4L_RC_RSTZ", "PCIE0_4L_EP_RST_EN", "PCIE1_4L_PRSNT#", - "PCIE0_4L_PRSNT#", "CDCI1_OE1/OE4", "CDCI1_OE2/OE3", - "AUDIO_MUX_SEL", "EXP_MUX2", "EXP_MUX3", "GESI_EXP_PHY_RSTZ"; - - p12-hog { - /* P12 - AUDIO_MUX_SEL */ - gpio-hog; - gpios =3D <12 GPIO_ACTIVE_HIGH>; - output-low; - line-name =3D "AUDIO_MUX_SEL"; - }; - }; - - exp2: gpio@22 { - compatible =3D "ti,tca6424"; - reg =3D <0x22>; - gpio-controller; - #gpio-cells =3D <2>; - gpio-line-names =3D "R_GPIO_RGMII1_RST", "ENET2_I2CMUX_SEL", "GPIO_USD_P= WR_EN", - "USBC_PWR_EN", "USBC_MODE_SEL1", "USBC_MODE_SEL0", - "GPIO_LIN_EN", "R_CAN_STB", "CTRL_PM_I2C_OE#", - "ENET2_EXP_PWRDN", "ENET2_EXP_SPARE2", "CDCI2_RSTZ", - "USB2.0_MUX_SEL", "CANUART_MUX_SEL0", "CANUART_MUX2_SEL1", - "CANUART_MUX1_SEL1", "ENET1_EXP_PWRDN", "ENET1_EXP_RESETZ", - "ENET1_I2CMUX_SEL", "ENET1_EXP_SPARE2", "ENET2_EXP_RESETZ", - "USER_INPUT1", "USER_LED1", "USER_LED2"; - - p13-hog { - /* P13 - CANUART_MUX_SEL0 */ - gpio-hog; - gpios =3D <13 GPIO_ACTIVE_HIGH>; - output-high; - line-name =3D "CANUART_MUX_SEL0"; - }; - - p15-hog { - /* P15 - CANUART_MUX1_SEL1 */ - gpio-hog; - gpios =3D <15 GPIO_ACTIVE_HIGH>; - output-high; - line-name =3D "CANUART_MUX1_SEL1"; - }; - }; -}; - -&main_i2c5 { - pinctrl-names =3D "default"; - pinctrl-0 =3D <&main_i2c5_pins_default>; - clock-frequency =3D <400000>; - status =3D "okay"; - - exp5: gpio@20 { - compatible =3D "ti,tca6408"; - reg =3D <0x20>; - gpio-controller; - #gpio-cells =3D <2>; - gpio-line-names =3D "CSI2_EXP_RSTZ", "CSI2_EXP_A_GPIO0", - "CSI2_EXP_A_GPIO1", "CSI2_EXP_A_GPIO3", - "CSI2_EXP_B_GPIO1", "CSI2_EXP_B_GPIO2", - "CSI2_EXP_B_GPIO3", "CSI2_EXP_B_GPIO4"; - }; -}; - -&main_sdhci0 { - bootph-all; - /* eMMC */ - status =3D "okay"; - non-removable; - ti,driver-strength-ohm =3D <50>; - disable-wp; -}; - -&main_sdhci1 { - bootph-all; - /* SD card */ - status =3D "okay"; - pinctrl-0 =3D <&main_mmc1_pins_default>; - pinctrl-names =3D "default"; - disable-wp; - vmmc-supply =3D <&vdd_mmc1>; - vqmmc-supply =3D <&vdd_sd_dv>; -}; - -&main_gpio0 { - status =3D "okay"; -}; - -&mcu_cpsw { - status =3D "okay"; - pinctrl-names =3D "default"; - pinctrl-0 =3D <&mcu_cpsw_pins_default>; -}; - -&davinci_mdio { - pinctrl-names =3D "default"; - pinctrl-0 =3D <&mcu_mdio_pins_default>; - - mcu_phy0: ethernet-phy@0 { - reg =3D <0>; - ti,rx-internal-delay =3D ; - ti,fifo-depth =3D ; - ti,min-output-impedance; - }; -}; - -&mcu_cpsw_port1 { - status =3D "okay"; - phy-mode =3D "rgmii-rxid"; - phy-handle =3D <&mcu_phy0>; -}; - -&main_cpsw1 { - pinctrl-names =3D "default"; - pinctrl-0 =3D <&main_cpsw2g_default_pins>; - status =3D "okay"; -}; - -&main_cpsw1_mdio { - pinctrl-names =3D "default"; - pinctrl-0 =3D <&main_cpsw2g_mdio_default_pins>; - status =3D "okay"; - - main_cpsw1_phy0: ethernet-phy@0 { - reg =3D <0>; - ti,rx-internal-delay =3D ; - ti,fifo-depth =3D ; - ti,min-output-impedance; - }; -}; - -&main_cpsw1_port1 { - phy-mode =3D "rgmii-rxid"; - phy-handle =3D <&main_cpsw1_phy0>; - status =3D "okay"; -}; - -&mailbox0_cluster0 { - status =3D "okay"; - interrupts =3D <436>; - - mbox_mcu_r5fss0_core0: mbox-mcu-r5fss0-core0 { - ti,mbox-rx =3D <0 0 0>; - ti,mbox-tx =3D <1 0 0>; - }; - - mbox_mcu_r5fss0_core1: mbox-mcu-r5fss0-core1 { - ti,mbox-rx =3D <2 0 0>; - ti,mbox-tx =3D <3 0 0>; - }; -}; - -&mailbox0_cluster1 { - status =3D "okay"; - interrupts =3D <432>; - - mbox_main_r5fss0_core0: mbox-main-r5fss0-core0 { - ti,mbox-rx =3D <0 0 0>; - ti,mbox-tx =3D <1 0 0>; - }; - - mbox_main_r5fss0_core1: mbox-main-r5fss0-core1 { - ti,mbox-rx =3D <2 0 0>; - ti,mbox-tx =3D <3 0 0>; - }; -}; - -&mailbox0_cluster2 { - status =3D "okay"; - interrupts =3D <428>; - - mbox_main_r5fss1_core0: mbox-main-r5fss1-core0 { - ti,mbox-rx =3D <0 0 0>; - ti,mbox-tx =3D <1 0 0>; - }; - - mbox_main_r5fss1_core1: mbox-main-r5fss1-core1 { - ti,mbox-rx =3D <2 0 0>; - ti,mbox-tx =3D <3 0 0>; - }; -}; - -&mailbox0_cluster3 { - status =3D "okay"; - interrupts =3D <424>; - - mbox_main_r5fss2_core0: mbox-main-r5fss2-core0 { - ti,mbox-rx =3D <0 0 0>; - ti,mbox-tx =3D <1 0 0>; - }; - - mbox_main_r5fss2_core1: mbox-main-r5fss2-core1 { - ti,mbox-rx =3D <2 0 0>; - ti,mbox-tx =3D <3 0 0>; - }; -}; - -&mailbox0_cluster4 { - status =3D "okay"; - interrupts =3D <420>; - - mbox_c71_0: mbox-c71-0 { - ti,mbox-rx =3D <0 0 0>; - ti,mbox-tx =3D <1 0 0>; - }; - - mbox_c71_1: mbox-c71-1 { - ti,mbox-rx =3D <2 0 0>; - ti,mbox-tx =3D <3 0 0>; - }; -}; - -&mailbox0_cluster5 { - status =3D "okay"; - interrupts =3D <416>; - - mbox_c71_2: mbox-c71-2 { - ti,mbox-rx =3D <0 0 0>; - ti,mbox-tx =3D <1 0 0>; - }; - - mbox_c71_3: mbox-c71-3 { - ti,mbox-rx =3D <2 0 0>; - ti,mbox-tx =3D <3 0 0>; - }; -}; - -&mcu_r5fss0_core0 { - status =3D "okay"; - mboxes =3D <&mailbox0_cluster0 &mbox_mcu_r5fss0_core0>; - memory-region =3D <&mcu_r5fss0_core0_dma_memory_region>, - <&mcu_r5fss0_core0_memory_region>; -}; - -&mcu_r5fss0_core1 { - status =3D "okay"; - mboxes =3D <&mailbox0_cluster0 &mbox_mcu_r5fss0_core1>; - memory-region =3D <&mcu_r5fss0_core1_dma_memory_region>, - <&mcu_r5fss0_core1_memory_region>; -}; - -&main_r5fss0 { - ti,cluster-mode =3D <0>; -}; - -&main_r5fss1 { - ti,cluster-mode =3D <0>; -}; - -&main_r5fss2 { - ti,cluster-mode =3D <0>; -}; - -/* Timers are used by Remoteproc firmware */ -&main_timer0 { - status =3D "reserved"; -}; - -&main_timer1 { - status =3D "reserved"; -}; - -&main_timer2 { - status =3D "reserved"; -}; - -&main_timer3 { - status =3D "reserved"; -}; - -&main_timer4 { - status =3D "reserved"; -}; - -&main_timer5 { - status =3D "reserved"; -}; - -&main_timer6 { - status =3D "reserved"; -}; - -&main_timer7 { - status =3D "reserved"; -}; - -&main_timer8 { - status =3D "reserved"; -}; - -&main_timer9 { - status =3D "reserved"; -}; - -&main_r5fss0_core0 { - status =3D "okay"; - mboxes =3D <&mailbox0_cluster1 &mbox_main_r5fss0_core0>; - memory-region =3D <&main_r5fss0_core0_dma_memory_region>, - <&main_r5fss0_core0_memory_region>; -}; - -&main_r5fss0_core1 { - status =3D "okay"; - mboxes =3D <&mailbox0_cluster1 &mbox_main_r5fss0_core1>; - memory-region =3D <&main_r5fss0_core1_dma_memory_region>, - <&main_r5fss0_core1_memory_region>; -}; - -&main_r5fss1_core0 { - status =3D "okay"; - mboxes =3D <&mailbox0_cluster2 &mbox_main_r5fss1_core0>; - memory-region =3D <&main_r5fss1_core0_dma_memory_region>, - <&main_r5fss1_core0_memory_region>; -}; - -&main_r5fss1_core1 { - status =3D "okay"; - mboxes =3D <&mailbox0_cluster2 &mbox_main_r5fss1_core1>; - memory-region =3D <&main_r5fss1_core1_dma_memory_region>, - <&main_r5fss1_core1_memory_region>; -}; - -&main_r5fss2_core0 { - status =3D "okay"; - mboxes =3D <&mailbox0_cluster3 &mbox_main_r5fss2_core0>; - memory-region =3D <&main_r5fss2_core0_dma_memory_region>, - <&main_r5fss2_core0_memory_region>; -}; - -&main_r5fss2_core1 { - status =3D "okay"; - mboxes =3D <&mailbox0_cluster3 &mbox_main_r5fss2_core1>; - memory-region =3D <&main_r5fss2_core1_dma_memory_region>, - <&main_r5fss2_core1_memory_region>; -}; - -&c71_0 { - status =3D "okay"; - mboxes =3D <&mailbox0_cluster4 &mbox_c71_0>; - memory-region =3D <&c71_0_dma_memory_region>, - <&c71_0_memory_region>; -}; - -&c71_1 { - status =3D "okay"; - mboxes =3D <&mailbox0_cluster4 &mbox_c71_1>; - memory-region =3D <&c71_1_dma_memory_region>, - <&c71_1_memory_region>; -}; - -&c71_2 { - status =3D "okay"; - mboxes =3D <&mailbox0_cluster5 &mbox_c71_2>; - memory-region =3D <&c71_2_dma_memory_region>, - <&c71_2_memory_region>; -}; - -&c71_3 { - status =3D "okay"; - mboxes =3D <&mailbox0_cluster5 &mbox_c71_3>; - memory-region =3D <&c71_3_dma_memory_region>, - <&c71_3_memory_region>; -}; - -&tscadc0 { - pinctrl-0 =3D <&mcu_adc0_pins_default>; - pinctrl-names =3D "default"; - status =3D "okay"; - adc { - ti,adc-channels =3D <0 1 2 3 4 5 6 7>; - }; -}; - -&tscadc1 { - pinctrl-0 =3D <&mcu_adc1_pins_default>; - pinctrl-names =3D "default"; - status =3D "okay"; - adc { - ti,adc-channels =3D <0 1 2 3 4 5 6 7>; - }; -}; - -&serdes_refclk { - status =3D "okay"; - clock-frequency =3D <100000000>; -}; - -&dss { - status =3D "okay"; - assigned-clocks =3D <&k3_clks 218 2>, - <&k3_clks 218 5>, - <&k3_clks 218 14>, - <&k3_clks 218 18>; - assigned-clock-parents =3D <&k3_clks 218 3>, - <&k3_clks 218 7>, - <&k3_clks 218 16>, - <&k3_clks 218 22>; -}; - -&serdes0 { - status =3D "okay"; - - serdes0_pcie1_link: phy@0 { - reg =3D <0>; - cdns,num-lanes =3D <2>; - #phy-cells =3D <0>; - cdns,phy-type =3D ; - resets =3D <&serdes_wiz0 1>, <&serdes_wiz0 2>; - }; - - serdes0_usb_link: phy@3 { - reg =3D <3>; - cdns,num-lanes =3D <1>; - #phy-cells =3D <0>; - cdns,phy-type =3D ; - resets =3D <&serdes_wiz0 4>; - }; -}; - -&serdes_wiz0 { - status =3D "okay"; -}; - -&usb_serdes_mux { - idle-states =3D <0>; /* USB0 to SERDES lane 3 */ -}; - -&usbss0 { - status =3D "okay"; - pinctrl-0 =3D <&main_usbss0_pins_default>; - pinctrl-names =3D "default"; - ti,vbus-divider; -}; - -&usb0 { - dr_mode =3D "otg"; - maximum-speed =3D "super-speed"; - phys =3D <&serdes0_usb_link>; - phy-names =3D "cdns3,usb3-phy"; -}; - -&serdes_wiz4 { - status =3D "okay"; -}; - -&serdes4 { - status =3D "okay"; - serdes4_dp_link: phy@0 { - reg =3D <0>; - cdns,num-lanes =3D <4>; - #phy-cells =3D <0>; - cdns,phy-type =3D ; - resets =3D <&serdes_wiz4 1>, <&serdes_wiz4 2>, - <&serdes_wiz4 3>, <&serdes_wiz4 4>; - }; -}; - -&mhdp { - status =3D "okay"; - pinctrl-names =3D "default"; - pinctrl-0 =3D <&dp0_pins_default>; - phys =3D <&serdes4_dp_link>; - phy-names =3D "dpphy"; -}; - -&dss_ports { - /* DP */ - port { - dpi0_out: endpoint { - remote-endpoint =3D <&dp0_in>; - }; - }; -}; - -&main_i2c4 { - status =3D "okay"; - pinctrl-names =3D "default"; - pinctrl-0 =3D <&main_i2c4_pins_default>; - clock-frequency =3D <400000>; - - exp4: gpio@20 { - compatible =3D "ti,tca6408"; - reg =3D <0x20>; - gpio-controller; - #gpio-cells =3D <2>; - }; -}; - -&dp0_ports { - port@0 { - reg =3D <0>; - - dp0_in: endpoint { - remote-endpoint =3D <&dpi0_out>; - }; - }; - - port@4 { - reg =3D <4>; - - dp0_out: endpoint { - remote-endpoint =3D <&dp0_connector_in>; - }; - }; -}; - -&mcu_mcan0 { - status =3D "okay"; - pinctrl-names =3D "default"; - pinctrl-0 =3D <&mcu_mcan0_pins_default>; - phys =3D <&transceiver0>; -}; - -&mcu_mcan1 { - status =3D "okay"; - pinctrl-names =3D "default"; - pinctrl-0 =3D <&mcu_mcan1_pins_default>; - phys =3D <&transceiver1>; -}; - -&main_mcan16 { - status =3D "okay"; - pinctrl-names =3D "default"; - pinctrl-0 =3D <&main_mcan16_pins_default>; - phys =3D <&transceiver2>; -}; - -&main_mcan4 { - status =3D "okay"; - pinctrl-names =3D "default"; - pinctrl-0 =3D <&main_mcan4_pins_default>; - phys =3D <&transceiver3>; -}; - -&pcie1_rc { - status =3D "okay"; - num-lanes =3D <2>; - reset-gpios =3D <&exp1 2 GPIO_ACTIVE_HIGH>; - phys =3D <&serdes0_pcie1_link>; - phy-names =3D "pcie-phy"; -}; - -&serdes1 { - status =3D "okay"; - - serdes1_pcie0_link: phy@0 { - reg =3D <0>; - cdns,num-lanes =3D <4>; - #phy-cells =3D <0>; - cdns,phy-type =3D ; - resets =3D <&serdes_wiz1 1>, <&serdes_wiz1 2>, - <&serdes_wiz1 3>, <&serdes_wiz1 4>; - }; -}; - -&serdes_wiz1 { - status =3D "okay"; -}; - -&pcie0_rc { - status =3D "okay"; - reset-gpios =3D <&exp1 6 GPIO_ACTIVE_HIGH>; - phys =3D <&serdes1_pcie0_link>; - phy-names =3D "pcie-phy"; -}; - -&k3_clks { - /* Confiure AUDIO_EXT_REFCLK1 pin as output */ - pinctrl-names =3D "default"; - pinctrl-0 =3D <&audio_ext_refclk1_pins_default>; -}; - -&main_i2c3 { - status =3D "okay"; - pinctrl-names =3D "default"; - pinctrl-0 =3D <&main_i2c3_pins_default>; - clock-frequency =3D <400000>; - - exp3: gpio@20 { - compatible =3D "ti,tca6408"; - reg =3D <0x20>; - gpio-controller; - #gpio-cells =3D <2>; - }; - - pcm3168a_1: audio-codec@44 { - compatible =3D "ti,pcm3168a"; - reg =3D <0x44>; - #sound-dai-cells =3D <1>; - reset-gpios =3D <&exp3 0 GPIO_ACTIVE_LOW>; - clocks =3D <&audio_refclk1>; - clock-names =3D "scki"; - VDD1-supply =3D <&vsys_3v3>; - VDD2-supply =3D <&vsys_3v3>; - VCCAD1-supply =3D <&vsys_5v0>; - VCCAD2-supply =3D <&vsys_5v0>; - VCCDA1-supply =3D <&vsys_5v0>; - VCCDA2-supply =3D <&vsys_5v0>; - }; -}; - -&mcasp0 { - status =3D "okay"; - #sound-dai-cells =3D <0>; - pinctrl-names =3D "default"; - pinctrl-0 =3D <&main_mcasp0_pins_default>; - op-mode =3D <0>; /* MCASP_IIS_MODE */ - tdm-slots =3D <2>; - auxclk-fs-ratio =3D <256>; - serial-dir =3D < /* 0: INACTIVE, 1: TX, 2: RX */ - 0 0 0 1 - 2 0 0 0 - 0 0 0 0 - 0 0 0 0 - >; -}; +// SPDX-License-Identifier: GPL-2.0-only OR MIT +/* + * Copyright (C) 2022-2024 Texas Instruments Incorporated - https://www.ti= .com/ + * + * EVM Board Schematics: https://www.ti.com/lit/zip/sprr458 + */ + +/dts-v1/; + +#include +#include +#include "k3-j784s4.dtsi" +#include "k3-j784s4-j742s2-evm-common.dtsi" + +/ { + compatible =3D "ti,j784s4-evm", "ti,j784s4"; + model =3D "Texas Instruments J784S4 EVM"; + + memory@80000000 { + /* 32G RAM */ + reg =3D <0x00000000 0x80000000 0x00000000 0x80000000>, + <0x00000008 0x80000000 0x00000007 0x80000000>; + device_type =3D "memory"; + bootph-all; + }; + + reserved_memory: reserved-memory { + #address-cells =3D <2>; + #size-cells =3D <2>; + + c71_3_dma_memory_region: c71-dma-memory@ab000000 { + compatible =3D "shared-dma-pool"; + reg =3D <0x00 0xab000000 0x00 0x100000>; + no-map; + }; + + c71_3_memory_region: c71-memory@ab100000 { + compatible =3D "shared-dma-pool"; + reg =3D <0x00 0xab100000 0x00 0xf00000>; + no-map; + }; + }; +}; + +&mailbox0_cluster5 { + mbox_c71_3: mbox-c71-3 { + ti,mbox-rx =3D <2 0 0>; + ti,mbox-tx =3D <3 0 0>; + }; +}; + +&c71_3 { + mboxes =3D <&mailbox0_cluster5 &mbox_c71_3>; + memory-region =3D <&c71_3_dma_memory_region>, + <&c71_3_memory_region>; + status =3D "okay"; +}; diff --git a/arch/arm64/boot/dts/ti/k3-j784s4-evm.dts b/arch/arm64/boot/dts= /ti/k3-j784s4-j742s2-evm-common.dtsi similarity index 97% copy from arch/arm64/boot/dts/ti/k3-j784s4-evm.dts copy to arch/arm64/boot/dts/ti/k3-j784s4-j742s2-evm-common.dtsi index 6695ebbcb4d0..98453171a179 100644 --- a/arch/arm64/boot/dts/ti/k3-j784s4-evm.dts +++ b/arch/arm64/boot/dts/ti/k3-j784s4-j742s2-evm-common.dtsi @@ -2,19 +2,10 @@ /* * Copyright (C) 2022-2024 Texas Instruments Incorporated - https://www.ti= .com/ * - * EVM Board Schematics: https://www.ti.com/lit/zip/sprr458 + * EVM Board Schematics(j784s4): https://www.ti.com/lit/zip/sprr458 + * EVM Board Schematics(j742s2): https://www.ti.com/lit/zip/SPAC001 */ - -/dts-v1/; - -#include -#include -#include "k3-j784s4.dtsi" - / { - compatible =3D "ti,j784s4-evm", "ti,j784s4"; - model =3D "Texas Instruments J784S4 EVM"; - chosen { stdout-path =3D "serial2:115200n8"; }; @@ -31,14 +22,6 @@ aliases { ethernet1 =3D &main_cpsw1_port1; }; =20 - memory@80000000 { - device_type =3D "memory"; - bootph-all; - /* 32G RAM */ - reg =3D <0x00000000 0x80000000 0x00000000 0x80000000>, - <0x00000008 0x80000000 0x00000007 0x80000000>; - }; - reserved_memory: reserved-memory { #address-cells =3D <2>; #size-cells =3D <2>; @@ -180,18 +163,6 @@ c71_2_memory_region: c71-memory@aa100000 { reg =3D <0x00 0xaa100000 0x00 0xf00000>; no-map; }; - - c71_3_dma_memory_region: c71-dma-memory@ab000000 { - compatible =3D "shared-dma-pool"; - reg =3D <0x00 0xab000000 0x00 0x100000>; - no-map; - }; - - c71_3_memory_region: c71-memory@ab100000 { - compatible =3D "shared-dma-pool"; - reg =3D <0x00 0xab100000 0x00 0xf00000>; - no-map; - }; }; =20 evm_12v0: regulator-evm12v0 { @@ -1133,11 +1104,6 @@ mbox_c71_2: mbox-c71-2 { ti,mbox-rx =3D <0 0 0>; ti,mbox-tx =3D <1 0 0>; }; - - mbox_c71_3: mbox-c71-3 { - ti,mbox-rx =3D <2 0 0>; - ti,mbox-tx =3D <3 0 0>; - }; }; =20 &mcu_r5fss0_core0 { @@ -1270,13 +1236,6 @@ &c71_2 { <&c71_2_memory_region>; }; =20 -&c71_3 { - status =3D "okay"; - mboxes =3D <&mailbox0_cluster5 &mbox_c71_3>; - memory-region =3D <&c71_3_dma_memory_region>, - <&c71_3_memory_region>; -}; - &tscadc0 { pinctrl-0 =3D <&mcu_adc0_pins_default>; pinctrl-names =3D "default"; --=20 2.46.0 From nobody Thu Dec 18 20:36:32 2025 Received: from lelv0142.ext.ti.com (lelv0142.ext.ti.com [198.47.23.249]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C5147201265; Tue, 3 Sep 2024 08:12:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.23.249 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725351177; cv=none; b=qVnPYVnH4YA6gIjk0hSY0+sU2VAEL80hEIKPZGGS+aNE5Vs8xXbdGNoGZ7nKczea6lBCy1MIMPVdN5e539QHN2S/QvbPTX92lhvPDsQ+AVxvq0s6v1HWaVB6qPgRUpNILQ/gpaqJ1h3wzRNMvsYYdcTC32qfs475yxAoWA+8tys= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725351177; c=relaxed/simple; bh=4WftC8hv69+qtzdyshUfjUmPEF7vOdi0BEHrqZWIL08=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=i5VSOvVXxbvxhAg+iPIsk8xq+eoWoj+fVN1HZO+Cje09eFRUUzK1hJCFKrUL6BFvuRUlxVlkTSaXQcFOitAY9Q1pH+49yauvqNniejieAhgT2zaeBsACzQK9yazv2yOkAIc4+71EPqLUxhnMxekgXpF6XHqPtVqwu7C1ZboL84k= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=c6/pQ53J; arc=none smtp.client-ip=198.47.23.249 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="c6/pQ53J" Received: from fllv0035.itg.ti.com ([10.64.41.0]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 4838CiGu115341; Tue, 3 Sep 2024 03:12:44 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1725351164; bh=jUG8LRWAqq4w/NuCY/4RwjcD3YU0lZjiRfWtfj7R6HI=; h=From:Date:Subject:References:In-Reply-To:To:CC; b=c6/pQ53JNTRKcOaCMQywkVkrFgGUrCr542uBj37V4DR+erHliGlLViXwmnCSnzzT1 fwOmPqdGwQE7nCwnTBD88DRpwq45GYxoAGlLjSkws6lO5tIorjZ0cPYRNUcsbu1sSY Es/kXIX/ADJvbN0BCKPsoRlav2cHXAZgkybhkzBY= Received: from DLEE108.ent.ti.com (dlee108.ent.ti.com [157.170.170.38]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 4838CiTR010416 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 3 Sep 2024 03:12:44 -0500 Received: from DLEE114.ent.ti.com (157.170.170.25) by DLEE108.ent.ti.com (157.170.170.38) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Tue, 3 Sep 2024 03:12:43 -0500 Received: from lelvsmtp5.itg.ti.com (10.180.75.250) by DLEE114.ent.ti.com (157.170.170.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Tue, 3 Sep 2024 03:12:43 -0500 Received: from [127.0.1.1] (uda0497581.dhcp.ti.com [10.24.68.185]) by lelvsmtp5.itg.ti.com (8.15.2/8.15.2) with ESMTP id 4838CQoB062032; Tue, 3 Sep 2024 03:12:39 -0500 From: Manorit Chawdhry Date: Tue, 3 Sep 2024 13:42:21 +0530 Subject: [PATCH RESEND v6 3/5] dt-bindings: arm: ti: Add bindings for J742S2 SoCs and Boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20240903-b4-upstream-j742s2-v6-3-49d980fed889@ti.com> References: <20240903-b4-upstream-j742s2-v6-0-49d980fed889@ti.com> In-Reply-To: <20240903-b4-upstream-j742s2-v6-0-49d980fed889@ti.com> To: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: , , , Udit Kumar , Neha Malcom Francis , Aniket Limaye , Beleswar Padhi , Siddharth Vadapalli , Manorit Chawdhry , Krzysztof Kozlowski X-Mailer: b4 0.15-dev X-Developer-Signature: v=1; a=ed25519-sha256; t=1725351146; l=948; i=m-chawdhry@ti.com; s=20231127; h=from:subject:message-id; bh=4WftC8hv69+qtzdyshUfjUmPEF7vOdi0BEHrqZWIL08=; b=FUJWxJ24SCigsW1E8amJzb5D7znrmXbp7KoQMURzw2kslN9l1IdylNfN2NL8GPgUORYuzljXl 8iQ03x+tlgXBvwvDPHfxBpqTiCaLwAUWau/nF6LPRUtTRlkH5mtQ1F2 X-Developer-Key: i=m-chawdhry@ti.com; a=ed25519; pk=fsr6Tm39TvsTgfyfFQLk+nnqIz2sBA1PthfqqfiiYSs= X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Add devicetree bindings for J742S2 family of devices. Acked-by: Krzysztof Kozlowski Reviewed-by: Beleswar Padhi Signed-off-by: Manorit Chawdhry --- Notes: v6: No change Documentation/devicetree/bindings/arm/ti/k3.yaml | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/ti/k3.yaml b/Documentati= on/devicetree/bindings/arm/ti/k3.yaml index 5df99e361c21..b0be02f9d125 100644 --- a/Documentation/devicetree/bindings/arm/ti/k3.yaml +++ b/Documentation/devicetree/bindings/arm/ti/k3.yaml @@ -144,6 +144,12 @@ properties: - ti,j722s-evm - const: ti,j722s =20 + - description: K3 J742S2 SoC + items: + - enum: + - ti,j742s2-evm + - const: ti,j742s2 + - description: K3 J784s4 SoC items: - enum: --=20 2.46.0 From nobody Thu Dec 18 20:36:32 2025 Received: from fllv0015.ext.ti.com (fllv0015.ext.ti.com [198.47.19.141]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1368E201244; Tue, 3 Sep 2024 08:12:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.19.141 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725351175; cv=none; b=RETHWCLUVCwCWzZ1VULGMQ9/DH/kzWea8K3siXdQYqnErM6qZb/PshWx2vQokHF2h9ASdHPaoTX7aU6CH+kWVyNrkOjyV9kmDvPwIpQ/ltbQ59TU+xEawfCi7DDB6w1I3OACw1H/IkAjNzjpfg3fSsMNgR/oYuqmeRbKHpAi0Z8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725351175; c=relaxed/simple; bh=r3FJ+NvcBswGiBVmjnktYvly72WHKYG9nwJXWnLXuZQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=JHbpR9hSn9tHzOyNUJ0wT4hEhRCPwqbiDl11Y+AO9W7iZDc/VAIzWJmsHz/D25EFhHpcKUY6pNHABcBPFHq7LF7SltKcce1TcWJ5jTDBd6+8s6havYIInn2tk8ChARcLZ7/VNarnR54LNqYV7oI2Op9ekIPdgme3WukJhCzU42E= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=zQkOesyR; arc=none smtp.client-ip=198.47.19.141 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="zQkOesyR" Received: from fllv0034.itg.ti.com ([10.64.40.246]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 4838Cm4O049936; Tue, 3 Sep 2024 03:12:48 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1725351168; bh=GdIgq7tTbqAET6t3ruFSw2Eycalp9QyuuesSwZolt+E=; h=From:Date:Subject:References:In-Reply-To:To:CC; b=zQkOesyR7ocrmV29fU3pWqHPC8gFVdpebJtbG+Lk1yZ/q/WRU9zvLixyMpUUMf+No KyOO4sRB7FUipq1PWp1TaID7Um9CfEXJ75PVLtuh19QDX7i81HENC5dSYZoldabVyi faoib0TsNeT44U427187Dl3hNLC40zCaPpLUXGIk= Received: from DLEE113.ent.ti.com (dlee113.ent.ti.com [157.170.170.24]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 4838Cms9058975 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 3 Sep 2024 03:12:48 -0500 Received: from DLEE111.ent.ti.com (157.170.170.22) by DLEE113.ent.ti.com (157.170.170.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Tue, 3 Sep 2024 03:12:47 -0500 Received: from lelvsmtp5.itg.ti.com (10.180.75.250) by DLEE111.ent.ti.com (157.170.170.22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Tue, 3 Sep 2024 03:12:48 -0500 Received: from [127.0.1.1] (uda0497581.dhcp.ti.com [10.24.68.185]) by lelvsmtp5.itg.ti.com (8.15.2/8.15.2) with ESMTP id 4838CQoC062032; Tue, 3 Sep 2024 03:12:44 -0500 From: Manorit Chawdhry Date: Tue, 3 Sep 2024 13:42:22 +0530 Subject: [PATCH RESEND v6 4/5] arm64: dts: ti: Introduce J742S2 SoC family Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20240903-b4-upstream-j742s2-v6-4-49d980fed889@ti.com> References: <20240903-b4-upstream-j742s2-v6-0-49d980fed889@ti.com> In-Reply-To: <20240903-b4-upstream-j742s2-v6-0-49d980fed889@ti.com> To: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: , , , Udit Kumar , Neha Malcom Francis , Aniket Limaye , Beleswar Padhi , Siddharth Vadapalli , Manorit Chawdhry X-Mailer: b4 0.15-dev X-Developer-Signature: v=1; a=ed25519-sha256; t=1725351146; l=4709; i=m-chawdhry@ti.com; s=20231127; h=from:subject:message-id; bh=r3FJ+NvcBswGiBVmjnktYvly72WHKYG9nwJXWnLXuZQ=; b=B1MGlu+w/i2oWmLVLM0ZHpTBGquuvxrC4beeoP9PfWTMpAWPconyl4tuYBuq3E6yy34wLi5V8 4DNPDlhjn8lD4ljcWmDN1d8BHrwZtGmkdlDhruiFeXv798CpAhCZ0wo X-Developer-Key: i=m-chawdhry@ti.com; a=ed25519; pk=fsr6Tm39TvsTgfyfFQLk+nnqIz2sBA1PthfqqfiiYSs= X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 This device is a subset of J784S4 and shares the same memory map and thus the nodes are being reused from J784S4 to avoid duplication. Here are some of the salient features of the J742S2 automotive grade application processor: The J742S2 SoC belongs to the K3 Multicore SoC architecture platform, providing advanced system integration in automotive, ADAS and industrial applications requiring AI at the network edge. This SoC extends the K3 Jacinto 7 family of SoCs with focus on raising performance and integration while providing interfaces, memory architecture and compute performance for multi-sensor, high concurrency applications. Some changes that this devices has from J784S4 are: * 4x Cortex-A72 vs 8x Cortex-A72 * 3x C7x DSP vs 4x C7x DSP * 4 port ethernet switch vs 8 port ethernet switch ( Refer Table 2-1 for Device comparison with J7AHP ) Link: https://www.ti.com/lit/pdf/spruje3 (TRM) Reviewed-by: Beleswar Padhi Signed-off-by: Manorit Chawdhry --- Notes: v6: No change arch/arm64/boot/dts/ti/k3-j742s2-main.dtsi | 45 ++++++++++++++ arch/arm64/boot/dts/ti/k3-j742s2.dtsi | 98 ++++++++++++++++++++++++++= ++++ 2 files changed, 143 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j742s2-main.dtsi b/arch/arm64/boot/d= ts/ti/k3-j742s2-main.dtsi new file mode 100644 index 000000000000..b320c27f7afe --- /dev/null +++ b/arch/arm64/boot/dts/ti/k3-j742s2-main.dtsi @@ -0,0 +1,45 @@ +// SPDX-License-Identifier: GPL-2.0-only OR MIT +/* + * Device Tree Source for J742S2 SoC Family + * + * TRM: https://www.ti.com/lit/pdf/spruje3 + * + * Copyright (C) 2024 Texas Instruments Incorporated - https://www.ti.com/ + * + */ + +&c71_0 { + firmware-name =3D "j742s2-c71_0-fw"; +}; + +&c71_1 { + firmware-name =3D "j742s2-c71_1-fw"; +}; + +&c71_2 { + firmware-name =3D "j742s2-c71_2-fw"; +}; + +&main_r5fss0_core0 { + firmware-name =3D "j742s2-main-r5f0_0-fw"; +}; + +&main_r5fss0_core1 { + firmware-name =3D "j742s2-main-r5f0_1-fw"; +}; + +&main_r5fss1_core0 { + firmware-name =3D "j742s2-main-r5f1_0-fw"; +}; + +&main_r5fss1_core1 { + firmware-name =3D "j742s2-main-r5f1_1-fw"; +}; + +&main_r5fss2_core0 { + firmware-name =3D "j742s2-main-r5f2_0-fw"; +}; + +&main_r5fss2_core1 { + firmware-name =3D "j742s2-main-r5f2_1-fw"; +}; diff --git a/arch/arm64/boot/dts/ti/k3-j742s2.dtsi b/arch/arm64/boot/dts/ti= /k3-j742s2.dtsi new file mode 100644 index 000000000000..7a72f82f56d6 --- /dev/null +++ b/arch/arm64/boot/dts/ti/k3-j742s2.dtsi @@ -0,0 +1,98 @@ +// SPDX-License-Identifier: GPL-2.0-only OR MIT +/* + * Device Tree Source for J742S2 SoC Family + * + * TRM: https://www.ti.com/lit/pdf/spruje3 + * + * Copyright (C) 2024 Texas Instruments Incorporated - https://www.ti.com/ + * + */ +#include "k3-j784s4-j742s2-common.dtsi" + +/ { + model =3D "Texas Instruments K3 J742S2 SoC"; + compatible =3D "ti,j742s2"; + + cpus { + #address-cells =3D <1>; + #size-cells =3D <0>; + + cpu-map { + cluster0: cluster0 { + core0 { + cpu =3D <&cpu0>; + }; + + core1 { + cpu =3D <&cpu1>; + }; + + core2 { + cpu =3D <&cpu2>; + }; + + core3 { + cpu =3D <&cpu3>; + }; + }; + }; + + cpu0: cpu@0 { + compatible =3D "arm,cortex-a72"; + reg =3D <0x000>; + device_type =3D "cpu"; + enable-method =3D "psci"; + i-cache-size =3D <0xc000>; + i-cache-line-size =3D <64>; + i-cache-sets =3D <256>; + d-cache-size =3D <0x8000>; + d-cache-line-size =3D <64>; + d-cache-sets =3D <256>; + next-level-cache =3D <&L2_0>; + }; + + cpu1: cpu@1 { + compatible =3D "arm,cortex-a72"; + reg =3D <0x001>; + device_type =3D "cpu"; + enable-method =3D "psci"; + i-cache-size =3D <0xc000>; + i-cache-line-size =3D <64>; + i-cache-sets =3D <256>; + d-cache-size =3D <0x8000>; + d-cache-line-size =3D <64>; + d-cache-sets =3D <256>; + next-level-cache =3D <&L2_0>; + }; + + cpu2: cpu@2 { + compatible =3D "arm,cortex-a72"; + reg =3D <0x002>; + device_type =3D "cpu"; + enable-method =3D "psci"; + i-cache-size =3D <0xc000>; + i-cache-line-size =3D <64>; + i-cache-sets =3D <256>; + d-cache-size =3D <0x8000>; + d-cache-line-size =3D <64>; + d-cache-sets =3D <256>; + next-level-cache =3D <&L2_0>; + }; + + cpu3: cpu@3 { + compatible =3D "arm,cortex-a72"; + reg =3D <0x003>; + device_type =3D "cpu"; + enable-method =3D "psci"; + i-cache-size =3D <0xc000>; + i-cache-line-size =3D <64>; + i-cache-sets =3D <256>; + d-cache-size =3D <0x8000>; + d-cache-line-size =3D <64>; + d-cache-sets =3D <256>; + next-level-cache =3D <&L2_0>; + }; + }; +}; + +#include "k3-j742s2-main.dtsi" --=20 2.46.0 From nobody Thu Dec 18 20:36:32 2025 Received: from fllv0015.ext.ti.com (fllv0015.ext.ti.com [198.47.19.141]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AA892205E24; Tue, 3 Sep 2024 08:12:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.19.141 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725351179; cv=none; b=az80B4bt6QYQ4aKK7Itl1prIZtkojtxIe1Fl/CpVSk4bX7/DGw3qjbbllBD4JqmB+7Jyt45SJm2S6DUEv4j2RG7CjaK7cYH//Ca1YUGMGta+J2TtWvm8Kx4xbTqQMbpMpPx9zIa8SZF+QS3QcpdbALqx+0e4czYp+kleLYo+jPA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725351179; c=relaxed/simple; bh=KtDuyuvFIQe6hwFdkONOf46WKT+lVLl+CmT9GmjDIz0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=n/HnY7bOwzT17yDEKd4xPF0yzo6BpGR8g8p+YU43AgD9nHPVYsHZ8fmhAeIBlTklcyBGpTihN0ucP7jOba60r8Fx84z6HeVsZ97amIEgq3f43xgn+qBsD+16sTtYZ/44CSk3U2gyt5u4F2cvWQYlcTJL2Q3KOygXi4608nuFANU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=aa3/PAJo; arc=none smtp.client-ip=198.47.19.141 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="aa3/PAJo" Received: from fllv0034.itg.ti.com ([10.64.40.246]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 4838CqVj049943; Tue, 3 Sep 2024 03:12:52 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1725351172; bh=dqcViqQMZg3TxndfXto2impA/z+wIpmvtwl97nJ4kjM=; h=From:Date:Subject:References:In-Reply-To:To:CC; b=aa3/PAJowfx2kioaA2YnAJrMag4NeMb1CXl+TBHenTekw9UJhdR1GqiJV/5vMYiLI SxjhF0yPJ85OrEUFLfCwgmX5Fbs3epNr6Ynm4oyIBUUKhvFmtqP4/Cndij/rgUGztW E6eh7TmNZiGmfD2KmIKxXA7dteOMDyoHrPHZPCRM= Received: from DFLE103.ent.ti.com (dfle103.ent.ti.com [10.64.6.24]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 4838Cqnm058994 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 3 Sep 2024 03:12:52 -0500 Received: from DFLE108.ent.ti.com (10.64.6.29) by DFLE103.ent.ti.com (10.64.6.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Tue, 3 Sep 2024 03:12:52 -0500 Received: from lelvsmtp5.itg.ti.com (10.180.75.250) by DFLE108.ent.ti.com (10.64.6.29) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Tue, 3 Sep 2024 03:12:52 -0500 Received: from [127.0.1.1] (uda0497581.dhcp.ti.com [10.24.68.185]) by lelvsmtp5.itg.ti.com (8.15.2/8.15.2) with ESMTP id 4838CQoD062032; Tue, 3 Sep 2024 03:12:48 -0500 From: Manorit Chawdhry Date: Tue, 3 Sep 2024 13:42:23 +0530 Subject: [PATCH RESEND v6 5/5] arm64: dts: ti: Add support for J742S2 EVM board Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20240903-b4-upstream-j742s2-v6-5-49d980fed889@ti.com> References: <20240903-b4-upstream-j742s2-v6-0-49d980fed889@ti.com> In-Reply-To: <20240903-b4-upstream-j742s2-v6-0-49d980fed889@ti.com> To: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: , , , Udit Kumar , Neha Malcom Francis , Aniket Limaye , Beleswar Padhi , Siddharth Vadapalli , Manorit Chawdhry X-Mailer: b4 0.15-dev X-Developer-Signature: v=1; a=ed25519-sha256; t=1725351146; l=2872; i=m-chawdhry@ti.com; s=20231127; h=from:subject:message-id; bh=KtDuyuvFIQe6hwFdkONOf46WKT+lVLl+CmT9GmjDIz0=; b=jNwuxd0Ldnk3xC+/z6EOPR8b6cb8JrE1HHW9BApja8Alhh41bduPfom/GxZD4ovnmOj4zqJeJ YERIAsfLkKcAjQa72uRF/R87sVibgt7l/pKRcPL9nIOAkmb5XUB9GoM X-Developer-Key: i=m-chawdhry@ti.com; a=ed25519; pk=fsr6Tm39TvsTgfyfFQLk+nnqIz2sBA1PthfqqfiiYSs= X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 J742S2 EVM board is designed for TI J742S2 SoC. It supports the following interfaces: * 16 GB DDR4 RAM * x2 Gigabit Ethernet interfaces capable of working in Switch and MAC mode * x1 Input Audio Jack, x1 Output Audio Jack * x1 USB2.0 Hub with two Type A host and x1 USB 3.1 Type-C Port * x1 4L PCIe connector * x1 UHS-1 capable micro-SD card slot * 512 Mbit OSPI flash, 1 Gbit Octal NAND flash, 512 Mbit QSPI flash, UFS flash. * x6 UART through UART-USB bridge * XDS110 for onboard JTAG debug using USB * Temperature sensors, user push buttons and LEDs * x1 GESI expander, x2 Display connector * x1 15-pin CSI header * x6 MCAN instances Link: https://www.ti.com/lit/ug/sprujd8/sprujd8.pdf (EVM user guide) Link: https://www.ti.com/lit/zip/SPAC001 (Schematics) Reviewed-by: Beleswar Padhi Signed-off-by: Manorit Chawdhry --- Notes: v6: No change arch/arm64/boot/dts/ti/Makefile | 4 ++++ arch/arm64/boot/dts/ti/k3-j742s2-evm.dts | 26 ++++++++++++++++++++++++++ 2 files changed, 30 insertions(+) diff --git a/arch/arm64/boot/dts/ti/Makefile b/arch/arm64/boot/dts/ti/Makef= ile index bcd392c3206e..5ed463cc06d5 100644 --- a/arch/arm64/boot/dts/ti/Makefile +++ b/arch/arm64/boot/dts/ti/Makefile @@ -126,6 +126,9 @@ dtb-$(CONFIG_ARCH_K3) +=3D k3-j784s4-evm-pcie0-pcie1-ep= .dtbo dtb-$(CONFIG_ARCH_K3) +=3D k3-j784s4-evm-quad-port-eth-exp1.dtbo dtb-$(CONFIG_ARCH_K3) +=3D k3-j784s4-evm-usxgmii-exp1-exp2.dtbo =20 +# Boards with J742S2 SoC +dtb-$(CONFIG_ARCH_K3) +=3D k3-j742s2-evm.dtb + # Build time test only, enabled by CONFIG_OF_ALL_DTBS k3-am625-beagleplay-csi2-ov5640-dtbs :=3D k3-am625-beagleplay.dtb \ k3-am625-beagleplay-csi2-ov5640.dtbo @@ -247,3 +250,4 @@ DTC_FLAGS_k3-j721e-common-proc-board +=3D -@ DTC_FLAGS_k3-j721e-sk +=3D -@ DTC_FLAGS_k3-j721s2-common-proc-board +=3D -@ DTC_FLAGS_k3-j784s4-evm +=3D -@ +DTC_FLAGS_k3-j742s2-evm +=3D -@ diff --git a/arch/arm64/boot/dts/ti/k3-j742s2-evm.dts b/arch/arm64/boot/dts= /ti/k3-j742s2-evm.dts new file mode 100644 index 000000000000..fcb7f05d7faf --- /dev/null +++ b/arch/arm64/boot/dts/ti/k3-j742s2-evm.dts @@ -0,0 +1,26 @@ +// SPDX-License-Identifier: GPL-2.0-only OR MIT +/* + * Copyright (C) 2024 Texas Instruments Incorporated - https://www.ti.com/ + * + * EVM Board Schematics: https://www.ti.com/lit/zip/SPAC001 + */ + +/dts-v1/; + +#include +#include +#include "k3-j742s2.dtsi" +#include "k3-j784s4-j742s2-evm-common.dtsi" + +/ { + model =3D "Texas Instruments J742S2 EVM"; + compatible =3D "ti,j742s2-evm", "ti,j742s2"; + + memory@80000000 { + /* 16G RAM */ + reg =3D <0x00000000 0x80000000 0x00000000 0x80000000>, + <0x00000008 0x80000000 0x00000003 0x80000000>; + device_type =3D "memory"; + bootph-all; + }; +}; --=20 2.46.0