From nobody Tue Feb 10 04:16:38 2026 Received: from mail-oo1-f47.google.com (mail-oo1-f47.google.com [209.85.161.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0C66F1CEAC0 for ; Tue, 3 Sep 2024 04:08:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.161.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725336541; cv=none; b=D7IsLAfNAft3GL8SSZhUpP794iAcVWcXKkNAX8yxg+/0AtdFizB21A/9o+cwuUgqYXbtKgR2qZN/n3by/2Zl04fKgwZP90iqJcr/bxYijQx4Fnl1adGx+DzMA+Rrl06S8DiKIYV7QThLSa9IeBY51AjBrwHqnNh+h9gglL47jIk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1725336541; c=relaxed/simple; bh=yKu65ayqhlwEk1/oHrEEK3Swm5eK1YFEIx0DLnCo1yc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=dvhFKXiyFm+HpTk0vhjb27BNvctSL24ffmsjt+7Ay2fDBzbFffOV9Wt49bANA2bwHSGntN1XdN0cUoyD3qWYsKTh3jueyNEMt/KJUWDTNsBqQXw0ewT5h1P/sr4IMJw/StTRRT4CdG1PcZMUH5DDQom2sKOplIEeMflV7Ea6LH0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=tenstorrent.com; spf=pass smtp.mailfrom=tenstorrent.com; dkim=pass (2048-bit key) header.d=tenstorrent.com header.i=@tenstorrent.com header.b=QvdyCi5D; arc=none smtp.client-ip=209.85.161.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=tenstorrent.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tenstorrent.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tenstorrent.com header.i=@tenstorrent.com header.b="QvdyCi5D" Received: by mail-oo1-f47.google.com with SMTP id 006d021491bc7-5da6865312eso3154089eaf.3 for ; Mon, 02 Sep 2024 21:08:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tenstorrent.com; s=google; t=1725336537; x=1725941337; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=qyOsLqrhLpATXPlyFkx6PFzmaYrXHORwBCvmtIN7wwY=; b=QvdyCi5DiGlgHwsvjWHIIGrVqG9eyNZJ7WKkV7K0cPAQ6v8ZnsEcqy+T+rOdMwgAo6 9xO6NgXkT340jl8lr7gJqhe4C5ZL4M4QlwSvnQC8o0PT8tpiIlyuYHxxdcrIdx85EyD3 mQZHTRns2L1Xrx7uzQEbIvvjBqENDD8WQkJ3TW8RovjgNMiZ0OArT07bWPPGQZw8FWKg oID6NRaGpgznOEi7MouKjvCnkb+xy3CjjRyGJBis/pWbuDcrtj5I8lfGoxXjs0Zu7FB7 8cWMweX1+J5tWCCgCuvIVIirWD23BIVXVGZJ/hF0AcCPTcvF0EmFngK4KLznvSDOtBVt /XfA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1725336537; x=1725941337; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=qyOsLqrhLpATXPlyFkx6PFzmaYrXHORwBCvmtIN7wwY=; b=S6n1RMoSr/eEXtS9/AcnZj0KiWhY69F1+/mFY11DmQPmWBK4iw7GKrxCx8LJM0t5Xj hin++DHKPIdlOTCgSttgUX0CVoOfWgsEda0PAmqSAokIhP8be/0TSl4Qn03AEliwKIOH jeVlz+H3m0bxmoka2ARDz4iwWhEeKMyG6ofqC6cZNzxADxBKHVWnGAa0JYAAJQNRiJUE UhXaupNAP/DofDPCvs1l8gDqeGoeSTouWlGlV7noZf+Y5MtQVM/bAtq0WqlaVLy3gfTj WyqttGSBTLWzfsjf0pMMsM5AC8FanIsdqGx0cXqwb9BE3LZccmVf4caiidG/C/B3Rlqr DKbg== X-Forwarded-Encrypted: i=1; AJvYcCUEPfutAOkpFdRZRHWhFHaPGJz7iW7kOD61AlriFGb7yHw8IIUtV/lm+KPpyhLH0yMAHlajph5+wTH3R9Y=@vger.kernel.org X-Gm-Message-State: AOJu0YypNo2B1dUb1GjzDPwTrng+3OQg9//jWjhzAcBASSAyj3vJWdsn pF7Cir9sGjtW5QsCi7xl/QTK7A//wfgS2oc0EIkbYdLiapqYTJknmr4wY+nExOw= X-Google-Smtp-Source: AGHT+IEuqQbg+Bk7kHE0gVKKrj3w/kCtMDRypmjJI50am9+L1gqOTh2Q4jG0SvV5JKTx2Js5Pt7zzw== X-Received: by 2002:a05:6358:5e01:b0:1b1:acdf:e94f with SMTP id e5c5f4694b2df-1b7ef738bffmr1314949955d.19.1725336536907; Mon, 02 Sep 2024 21:08:56 -0700 (PDT) Received: from [127.0.1.1] (75-164-215-68.ptld.qwest.net. [75.164.215.68]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-715e569ef39sm7532701b3a.122.2024.09.02.21.08.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 02 Sep 2024 21:08:56 -0700 (PDT) From: Drew Fustini Date: Mon, 02 Sep 2024 21:06:58 -0700 Subject: [PATCH 5/8] riscv: dts: thead: Adjust TH1520 GPIO labels Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20240902-th1520-pinctrl-v1-5-639bf83ef50a@tenstorrent.com> References: <20240902-th1520-pinctrl-v1-0-639bf83ef50a@tenstorrent.com> In-Reply-To: <20240902-th1520-pinctrl-v1-0-639bf83ef50a@tenstorrent.com> To: Drew Fustini , Guo Ren , Fu Wei , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Emil Renner Berthing , Thomas Bonnefille , Paul Walmsley , Palmer Dabbelt , Albert Ou Cc: linux-riscv@lists.infradead.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Drew Fustini X-Mailer: b4 0.14.1 From: Emil Renner Berthing Adjust labels for the TH1520 GPIO controllers such that GPIOs can be referenced by the names used by the documentation. Eg. GPIO0_X -> <&gpio0 X Y> GPIO1_X -> <&gpio1 X Y> GPIO2_X -> <&gpio2 X Y> GPIO3_X -> <&gpio3 X Y> GPIO4_X -> <&gpio4 X Y> AOGPIO_X -> <&aogpio X Y> Remove labels for the parent GPIO devices that shouldn't need to be referenced. Tested-by: Thomas Bonnefille Signed-off-by: Emil Renner Berthing Signed-off-by: Drew Fustini --- arch/riscv/boot/dts/thead/th1520-beaglev-ahead.dts | 2 ++ arch/riscv/boot/dts/thead/th1520-lichee-pi-4a.dts | 2 ++ arch/riscv/boot/dts/thead/th1520.dtsi | 24 +++++++++++-------= ---- 3 files changed, 16 insertions(+), 12 deletions(-) diff --git a/arch/riscv/boot/dts/thead/th1520-beaglev-ahead.dts b/arch/risc= v/boot/dts/thead/th1520-beaglev-ahead.dts index be85e3aee56e..c48f6fd6387b 100644 --- a/arch/riscv/boot/dts/thead/th1520-beaglev-ahead.dts +++ b/arch/riscv/boot/dts/thead/th1520-beaglev-ahead.dts @@ -17,6 +17,8 @@ aliases { gpio1 =3D &gpio1; gpio2 =3D &gpio2; gpio3 =3D &gpio3; + gpio4 =3D &gpio4; + gpio5 =3D &aogpio; serial0 =3D &uart0; serial1 =3D &uart1; serial2 =3D &uart2; diff --git a/arch/riscv/boot/dts/thead/th1520-lichee-pi-4a.dts b/arch/riscv= /boot/dts/thead/th1520-lichee-pi-4a.dts index 9a3884a73e13..0ae2c20d5641 100644 --- a/arch/riscv/boot/dts/thead/th1520-lichee-pi-4a.dts +++ b/arch/riscv/boot/dts/thead/th1520-lichee-pi-4a.dts @@ -14,6 +14,8 @@ aliases { gpio1 =3D &gpio1; gpio2 =3D &gpio2; gpio3 =3D &gpio3; + gpio4 =3D &gpio4; + gpio5 =3D &aogpio; serial0 =3D &uart0; serial1 =3D &uart1; serial2 =3D &uart2; diff --git a/arch/riscv/boot/dts/thead/th1520.dtsi b/arch/riscv/boot/dts/th= ead/th1520.dtsi index 9889b557c494..ca93a265fa56 100644 --- a/arch/riscv/boot/dts/thead/th1520.dtsi +++ b/arch/riscv/boot/dts/thead/th1520.dtsi @@ -327,13 +327,13 @@ uart3: serial@ffe7f04000 { status =3D "disabled"; }; =20 - gpio2: gpio@ffe7f34000 { + gpio@ffe7f34000 { compatible =3D "snps,dw-apb-gpio"; reg =3D <0xff 0xe7f34000 0x0 0x1000>; #address-cells =3D <1>; #size-cells =3D <0>; =20 - portc: gpio-controller@0 { + gpio2: gpio-controller@0 { compatible =3D "snps,dw-apb-gpio-port"; gpio-controller; #gpio-cells =3D <2>; @@ -346,13 +346,13 @@ portc: gpio-controller@0 { }; }; =20 - gpio3: gpio@ffe7f38000 { + gpio@ffe7f38000 { compatible =3D "snps,dw-apb-gpio"; reg =3D <0xff 0xe7f38000 0x0 0x1000>; #address-cells =3D <1>; #size-cells =3D <0>; =20 - portd: gpio-controller@0 { + gpio3: gpio-controller@0 { compatible =3D "snps,dw-apb-gpio-port"; gpio-controller; #gpio-cells =3D <2>; @@ -371,13 +371,13 @@ padctrl1_apsys: pinctrl@ffe7f3c000 { clocks =3D <&apb_clk>; }; =20 - gpio0: gpio@ffec005000 { + gpio@ffec005000 { compatible =3D "snps,dw-apb-gpio"; reg =3D <0xff 0xec005000 0x0 0x1000>; #address-cells =3D <1>; #size-cells =3D <0>; =20 - porta: gpio-controller@0 { + gpio0: gpio-controller@0 { compatible =3D "snps,dw-apb-gpio-port"; gpio-controller; #gpio-cells =3D <2>; @@ -390,13 +390,13 @@ porta: gpio-controller@0 { }; }; =20 - gpio1: gpio@ffec006000 { + gpio@ffec006000 { compatible =3D "snps,dw-apb-gpio"; reg =3D <0xff 0xec006000 0x0 0x1000>; #address-cells =3D <1>; #size-cells =3D <0>; =20 - portb: gpio-controller@0 { + gpio1: gpio-controller@0 { compatible =3D "snps,dw-apb-gpio-port"; gpio-controller; #gpio-cells =3D <2>; @@ -533,13 +533,13 @@ timer7: timer@ffffc3303c { status =3D "disabled"; }; =20 - ao_gpio0: gpio@fffff41000 { + gpio@fffff41000 { compatible =3D "snps,dw-apb-gpio"; reg =3D <0xff 0xfff41000 0x0 0x1000>; #address-cells =3D <1>; #size-cells =3D <0>; =20 - porte: gpio-controller@0 { + aogpio: gpio-controller@0 { compatible =3D "snps,dw-apb-gpio-port"; gpio-controller; #gpio-cells =3D <2>; @@ -558,13 +558,13 @@ padctrl_aosys: pinctrl@fffff4a000 { clocks =3D <&aonsys_clk>; }; =20 - ao_gpio1: gpio@fffff52000 { + gpio@fffff52000 { compatible =3D "snps,dw-apb-gpio"; reg =3D <0xff 0xfff52000 0x0 0x1000>; #address-cells =3D <1>; #size-cells =3D <0>; =20 - portf: gpio-controller@0 { + gpio4: gpio-controller@0 { compatible =3D "snps,dw-apb-gpio-port"; gpio-controller; #gpio-cells =3D <2>; --=20 2.34.1