From nobody Tue Dec 16 07:06:02 2025 Received: from mail-wm1-f54.google.com (mail-wm1-f54.google.com [209.85.128.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5C9E4166F3A for ; Wed, 28 Aug 2024 07:18:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724829507; cv=none; b=Vo0e21lrzCq14i+WKqSLdLWpNQUfIgx19XBbd3XtMIGsoVOpDM6B7IA2jh3dHCSbJ9/dED9h8RGgUoQZUpK4SQjVc3e2m7SiPilwDD0xSd2EgTK5cFeKiuDgVxgLkQnoxFviZAUQk6B6U57hnjCfvgkNgPvlpBKcYI9Cwhc/ECg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724829507; c=relaxed/simple; bh=toJzZHbdu1Zrw4SlZB5rlu64nGYAknKcgElf8v3yp9M=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=KTGlW90MxHblgT37XXxP+PQndlJH5jqfrlrP6vBivlswRV88CZEGI+1CQZE1BAEIoRvG+N3PMPUN456NIidMdvTUbgSrJO9p9EztVs0XSz9ySK4r857bZleOHv6pwYYqpp6X6w5H4lBaIW6aT52o42kKMQwfnjNcBaRvSfZMios= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=lPl3re8q; arc=none smtp.client-ip=209.85.128.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="lPl3re8q" Received: by mail-wm1-f54.google.com with SMTP id 5b1f17b1804b1-42808a69a93so9023025e9.3 for ; Wed, 28 Aug 2024 00:18:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1724829502; x=1725434302; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=iK4aUVNNcLnkMAPc8x0+Lyd9EmaKnmqQwVu3LiprLhM=; b=lPl3re8qOMD7+CTLtOKgrmXZURi/4MFUZ5yJbCnOQ6g6mJkAgk2QnEwZ+ycF2UdngS z/NOgKKYy8PBRz52sAEL82RzbE+Mc/vFXTAlh7Aofp48rGwJQyeN4qrJqA70R1zqxNpH AojjIy0Q++Q0ejx+aIbjx2hOBQsbSHtQ3iD2T4jksZWg3nEuCvmFMI1IJ68CWliu9NiP jgNhzM7gUjyMzPbyPl3NJ1brEMyTOTnHoxnic1PcVFx1aL+cSA4s7O5S740Y0/c5MPwB qxJ6j3J5w3HIqscSavSZv4LUiVmFkg+H/9JU6azaMStz9L3QmVPxYvmPJeQy4dns83CU LPGg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1724829502; x=1725434302; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=iK4aUVNNcLnkMAPc8x0+Lyd9EmaKnmqQwVu3LiprLhM=; b=WQoBKywvkNHLxYxKCKk7Q++IzKl0Otsy3outk2hRLdgwSp5f0jnIM4tgRUUGpi6E0f fAv83SNTqXCVks95bVMkCBhJi8O5J7GIc6fEFM3yr4gXjirKDrb6Kz8J7ze1CVkv/lNd NjLbUOwE3eFzWm0z35FyH8c674nsH6sl0wW/0abKre8OTBxQlfCZt3YLQRcays3BHtvv aTZo0EK4YLV3S8NORn5+V25EsCNVH32pIjRdYD9HRY9zny1LpK0pNM49SrCaxHe5zsI+ 1fWMFx18xkMe2ygwUgVu4sbvYk7jerWTE9Cg5cZrQbj1O7veM2JWCuoDTGhzc0RIxXn1 sS3w== X-Forwarded-Encrypted: i=1; AJvYcCXFaRD8L4TsQywFnKuLcbupuOHBz1FHmTB7fhhO7MuD/d5/aDeXfmBkpcivnRQA4Skl/E3WdVcIOyiFB64=@vger.kernel.org X-Gm-Message-State: AOJu0Yy1evz+mch/Ly+uD8nltBfvlmxsTC6ymQtzr4irMiAPvSt2OVEp SoG6cKWj8flbVArcm3jLwQBZAsCjfRkPeN8lTdconjmVGnhqwPYiRezH4Pk49O4= X-Google-Smtp-Source: AGHT+IFXD5KmqNWzXwJZipUPFcpDO20lQh4yvRTU90R36y9+0VsDDdVENTPKTLnbY8Li4CumlcEu3A== X-Received: by 2002:a05:6000:18a4:b0:367:811f:814c with SMTP id ffacd0b85a97d-37311852228mr5873896f8f.4.1724829501597; Wed, 28 Aug 2024 00:18:21 -0700 (PDT) Received: from [127.0.1.1] ([178.197.222.82]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-37308200404sm14843476f8f.81.2024.08.28.00.18.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 28 Aug 2024 00:18:20 -0700 (PDT) From: Krzysztof Kozlowski Date: Wed, 28 Aug 2024 09:17:46 +0200 Subject: [PATCH 16/16] arm64: dts: qcom: change labels to lower-case Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20240828-dts-qcom-label-v1-16-b27b72130247@linaro.org> References: <20240828-dts-qcom-label-v1-0-b27b72130247@linaro.org> In-Reply-To: <20240828-dts-qcom-label-v1-0-b27b72130247@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , cros-qcom-dts-watchers@chromium.org Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski X-Mailer: b4 0.14.1 X-Developer-Signature: v=1; a=openpgp-sha256; l=46095; i=krzysztof.kozlowski@linaro.org; h=from:subject:message-id; bh=toJzZHbdu1Zrw4SlZB5rlu64nGYAknKcgElf8v3yp9M=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBmzs8f55MQDNyvseVNMF4W6ixqO6MWBFeknq4iq QGocGVY7jqJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCZs7PHwAKCRDBN2bmhouD 1yy1D/9SsGaKyS97wrJtsa+qlWh/8DU36NVRd1g27Qn9HsgZQbQP832g8/S/J9Gk8n2NDQQGsWv PWeLr+YNENGLBG252F8Kk73Om24OBJLZpLCyti2iRpIe5xOuscOsiSaxRY9+zWAoG06dFr/SPjG PtEyGhhvRITJZMzxkHhOvQJ+2os/rZUyQOvBd4KnwaDsUxQxycjrdAEDnmyOWipmq7qkWqM+V8G H45fL3oyNGOBbHQ6hL793+q2/JOMlv7Dl7GfwXwsRra6JJcQmDcIbaVfoR72OWODNo43S9wJ/V7 vjc2Iuf58h8fEf7o7mI89k2QgVhzZhAEsuPA2U/uxEf0WnGV32MRY2tB+g7M3GopCvXqba+Ywt3 wx5pHX9aIZtKy7hb1lD6H8t21ISFwZCSPx2RuUW+Tujg859JHiDakthTukeLDdY4ueE6PjJg8Vg f+Pm1OFkKaKGCVhzrhoPX8oFajgRco/PWi2KupNKk2DE46tsdVLVy6SRBkvIW3PTmaUsoZFOrjr mvmqRjzDt8o/ewArA4fYB3OoCJxFEV+XfaWx4xcUpqVmyCArUYd9YlAq7mJZuZMxAu3dQ6Cdkby ZSDaDX6OAhp/Iv08SW/HYs7y9ks9Nk6NiEfYYvDnYtI9ScdVghP8wcjqwc0xXFS9biif0h5ocLT jNvHrBgrq5YwFbw== X-Developer-Key: i=krzysztof.kozlowski@linaro.org; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B DTS coding style expects labels to be lowercase. No functional impact. Verified with comparing decompiled DTB (dtx_diff and fdtdump+diff). Signed-off-by: Krzysztof Kozlowski --- arch/arm64/boot/dts/qcom/qcm2290.dtsi | 68 +++++------ arch/arm64/boot/dts/qcom/qcs404.dtsi | 68 +++++------ arch/arm64/boot/dts/qcom/qdu1000.dtsi | 76 ++++++------ arch/arm64/boot/dts/qcom/qrb2210-rb1.dts | 10 +- arch/arm64/boot/dts/qcom/sa8775p.dtsi | 168 +++++++++++++-------------- arch/arm64/boot/dts/qcom/sdx75.dtsi | 80 ++++++------- arch/arm64/boot/dts/qcom/x1e80100.dtsi | 192 +++++++++++++++------------= ---- 7 files changed, 331 insertions(+), 331 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/qcm2290.dtsi b/arch/arm64/boot/dts/qc= om/qcm2290.dtsi index 79bc42ffb6a1..f0746123e594 100644 --- a/arch/arm64/boot/dts/qcom/qcm2290.dtsi +++ b/arch/arm64/boot/dts/qcom/qcm2290.dtsi @@ -42,7 +42,7 @@ cpus { #address-cells =3D <2>; #size-cells =3D <0>; =20 - CPU0: cpu@0 { + cpu0: cpu@0 { device_type =3D "cpu"; compatible =3D "arm,cortex-a53"; reg =3D <0x0 0x0>; @@ -50,18 +50,18 @@ CPU0: cpu@0 { capacity-dmips-mhz =3D <1024>; dynamic-power-coefficient =3D <100>; enable-method =3D "psci"; - next-level-cache =3D <&L2_0>; + next-level-cache =3D <&l2_0>; qcom,freq-domain =3D <&cpufreq_hw 0>; - power-domains =3D <&CPU_PD0>; + power-domains =3D <&cpu_pd0>; power-domain-names =3D "psci"; - L2_0: l2-cache { + l2_0: l2-cache { compatible =3D "cache"; cache-level =3D <2>; cache-unified; }; }; =20 - CPU1: cpu@1 { + cpu1: cpu@1 { device_type =3D "cpu"; compatible =3D "arm,cortex-a53"; reg =3D <0x0 0x1>; @@ -69,13 +69,13 @@ CPU1: cpu@1 { capacity-dmips-mhz =3D <1024>; dynamic-power-coefficient =3D <100>; enable-method =3D "psci"; - next-level-cache =3D <&L2_0>; + next-level-cache =3D <&l2_0>; qcom,freq-domain =3D <&cpufreq_hw 0>; - power-domains =3D <&CPU_PD1>; + power-domains =3D <&cpu_pd1>; power-domain-names =3D "psci"; }; =20 - CPU2: cpu@2 { + cpu2: cpu@2 { device_type =3D "cpu"; compatible =3D "arm,cortex-a53"; reg =3D <0x0 0x2>; @@ -83,13 +83,13 @@ CPU2: cpu@2 { capacity-dmips-mhz =3D <1024>; dynamic-power-coefficient =3D <100>; enable-method =3D "psci"; - next-level-cache =3D <&L2_0>; + next-level-cache =3D <&l2_0>; qcom,freq-domain =3D <&cpufreq_hw 0>; - power-domains =3D <&CPU_PD2>; + power-domains =3D <&cpu_pd2>; power-domain-names =3D "psci"; }; =20 - CPU3: cpu@3 { + cpu3: cpu@3 { device_type =3D "cpu"; compatible =3D "arm,cortex-a53"; reg =3D <0x0 0x3>; @@ -97,34 +97,34 @@ CPU3: cpu@3 { capacity-dmips-mhz =3D <1024>; dynamic-power-coefficient =3D <100>; enable-method =3D "psci"; - next-level-cache =3D <&L2_0>; + next-level-cache =3D <&l2_0>; qcom,freq-domain =3D <&cpufreq_hw 0>; - power-domains =3D <&CPU_PD3>; + power-domains =3D <&cpu_pd3>; power-domain-names =3D "psci"; }; =20 cpu-map { cluster0 { core0 { - cpu =3D <&CPU0>; + cpu =3D <&cpu0>; }; =20 core1 { - cpu =3D <&CPU1>; + cpu =3D <&cpu1>; }; =20 core2 { - cpu =3D <&CPU2>; + cpu =3D <&cpu2>; }; =20 core3 { - cpu =3D <&CPU3>; + cpu =3D <&cpu3>; }; }; }; =20 domain-idle-states { - CLUSTER_SLEEP: cluster-sleep-0 { + cluster_sleep: cluster-sleep-0 { compatible =3D "domain-idle-state"; arm,psci-suspend-param =3D <0x41000043>; entry-latency-us =3D <800>; @@ -136,7 +136,7 @@ CLUSTER_SLEEP: cluster-sleep-0 { idle-states { entry-method =3D "psci"; =20 - CPU_SLEEP: cpu-sleep-0 { + cpu_sleep: cpu-sleep-0 { compatible =3D "arm,idle-state"; idle-state-name =3D "power-collapse"; arm,psci-suspend-param =3D <0x40000003>; @@ -174,34 +174,34 @@ psci { compatible =3D "arm,psci-1.0"; method =3D "smc"; =20 - CPU_PD0: power-domain-cpu0 { + cpu_pd0: power-domain-cpu0 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_PD>; - domain-idle-states =3D <&CPU_SLEEP>; + power-domains =3D <&cluster_pd>; + domain-idle-states =3D <&cpu_sleep>; }; =20 - CPU_PD1: power-domain-cpu1 { + cpu_pd1: power-domain-cpu1 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_PD>; - domain-idle-states =3D <&CPU_SLEEP>; + power-domains =3D <&cluster_pd>; + domain-idle-states =3D <&cpu_sleep>; }; =20 - CPU_PD2: power-domain-cpu2 { + cpu_pd2: power-domain-cpu2 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_PD>; - domain-idle-states =3D <&CPU_SLEEP>; + power-domains =3D <&cluster_pd>; + domain-idle-states =3D <&cpu_sleep>; }; =20 - CPU_PD3: power-domain-cpu3 { + cpu_pd3: power-domain-cpu3 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_PD>; - domain-idle-states =3D <&CPU_SLEEP>; + power-domains =3D <&cluster_pd>; + domain-idle-states =3D <&cpu_sleep>; }; =20 - CLUSTER_PD: power-domain-cpu-cluster { + cluster_pd: power-domain-cpu-cluster { #power-domain-cells =3D <0>; power-domains =3D <&mpm>; - domain-idle-states =3D <&CLUSTER_SLEEP>; + domain-idle-states =3D <&cluster_sleep>; }; }; =20 @@ -2067,7 +2067,7 @@ lmh_cluster: lmh@f550800 { compatible =3D "qcom,qcm2290-lmh", "qcom,sm8150-lmh"; reg =3D <0x0 0x0f550800 0x0 0x400>; interrupts =3D ; - cpus =3D <&CPU0>; + cpus =3D <&cpu0>; qcom,lmh-temp-arm-millicelsius =3D <65000>; qcom,lmh-temp-low-millicelsius =3D <94500>; qcom,lmh-temp-high-millicelsius =3D <95000>; diff --git a/arch/arm64/boot/dts/qcom/qcs404.dtsi b/arch/arm64/boot/dts/qco= m/qcs404.dtsi index cddc16bac0ce..215ba146207a 100644 --- a/arch/arm64/boot/dts/qcom/qcs404.dtsi +++ b/arch/arm64/boot/dts/qcom/qcs404.dtsi @@ -36,13 +36,13 @@ cpus { #address-cells =3D <1>; #size-cells =3D <0>; =20 - CPU0: cpu@100 { + cpu0: cpu@100 { device_type =3D "cpu"; compatible =3D "arm,cortex-a53"; reg =3D <0x100>; enable-method =3D "psci"; - cpu-idle-states =3D <&CPU_SLEEP_0>; - next-level-cache =3D <&L2_0>; + cpu-idle-states =3D <&cpu_sleep_0>; + next-level-cache =3D <&l2_0>; #cooling-cells =3D <2>; clocks =3D <&apcs_glb>; operating-points-v2 =3D <&cpu_opp_table>; @@ -50,13 +50,13 @@ CPU0: cpu@100 { power-domain-names =3D "cpr"; }; =20 - CPU1: cpu@101 { + cpu1: cpu@101 { device_type =3D "cpu"; compatible =3D "arm,cortex-a53"; reg =3D <0x101>; enable-method =3D "psci"; - cpu-idle-states =3D <&CPU_SLEEP_0>; - next-level-cache =3D <&L2_0>; + cpu-idle-states =3D <&cpu_sleep_0>; + next-level-cache =3D <&l2_0>; #cooling-cells =3D <2>; clocks =3D <&apcs_glb>; operating-points-v2 =3D <&cpu_opp_table>; @@ -64,13 +64,13 @@ CPU1: cpu@101 { power-domain-names =3D "cpr"; }; =20 - CPU2: cpu@102 { + cpu2: cpu@102 { device_type =3D "cpu"; compatible =3D "arm,cortex-a53"; reg =3D <0x102>; enable-method =3D "psci"; - cpu-idle-states =3D <&CPU_SLEEP_0>; - next-level-cache =3D <&L2_0>; + cpu-idle-states =3D <&cpu_sleep_0>; + next-level-cache =3D <&l2_0>; #cooling-cells =3D <2>; clocks =3D <&apcs_glb>; operating-points-v2 =3D <&cpu_opp_table>; @@ -78,13 +78,13 @@ CPU2: cpu@102 { power-domain-names =3D "cpr"; }; =20 - CPU3: cpu@103 { + cpu3: cpu@103 { device_type =3D "cpu"; compatible =3D "arm,cortex-a53"; reg =3D <0x103>; enable-method =3D "psci"; - cpu-idle-states =3D <&CPU_SLEEP_0>; - next-level-cache =3D <&L2_0>; + cpu-idle-states =3D <&cpu_sleep_0>; + next-level-cache =3D <&l2_0>; #cooling-cells =3D <2>; clocks =3D <&apcs_glb>; operating-points-v2 =3D <&cpu_opp_table>; @@ -92,7 +92,7 @@ CPU3: cpu@103 { power-domain-names =3D "cpr"; }; =20 - L2_0: l2-cache { + l2_0: l2-cache { compatible =3D "cache"; cache-level =3D <2>; cache-unified; @@ -101,7 +101,7 @@ L2_0: l2-cache { idle-states { entry-method =3D "psci"; =20 - CPU_SLEEP_0: cpu-sleep-0 { + cpu_sleep_0: cpu-sleep-0 { compatible =3D "arm,idle-state"; idle-state-name =3D "standalone-power-collapse"; arm,psci-suspend-param =3D <0x40000003>; @@ -1679,10 +1679,10 @@ cluster_crit: cluster-crit { cooling-maps { map0 { trip =3D <&cluster_alert1>; - cooling-device =3D <&CPU0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, - <&CPU1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, - <&CPU2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, - <&CPU3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; + cooling-device =3D <&cpu0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&cpu1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&cpu2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&cpu3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; }; }; }; @@ -1712,10 +1712,10 @@ cpu0_crit: cpu-crit { cooling-maps { map0 { trip =3D <&cpu0_alert1>; - cooling-device =3D <&CPU0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, - <&CPU1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, - <&CPU2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, - <&CPU3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; + cooling-device =3D <&cpu0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&cpu1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&cpu2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&cpu3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; }; }; }; @@ -1745,10 +1745,10 @@ cpu1_crit: cpu-crit { cooling-maps { map0 { trip =3D <&cpu1_alert1>; - cooling-device =3D <&CPU0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, - <&CPU1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, - <&CPU2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, - <&CPU3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; + cooling-device =3D <&cpu0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&cpu1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&cpu2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&cpu3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; }; }; }; @@ -1778,10 +1778,10 @@ cpu2_crit: cpu-crit { cooling-maps { map0 { trip =3D <&cpu2_alert1>; - cooling-device =3D <&CPU0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, - <&CPU1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, - <&CPU2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, - <&CPU3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; + cooling-device =3D <&cpu0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&cpu1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&cpu2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&cpu3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; }; }; }; @@ -1811,10 +1811,10 @@ cpu3_crit: cpu-crit { cooling-maps { map0 { trip =3D <&cpu3_alert1>; - cooling-device =3D <&CPU0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, - <&CPU1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, - <&CPU2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, - <&CPU3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; + cooling-device =3D <&cpu0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&cpu1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&cpu2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&cpu3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; }; }; }; diff --git a/arch/arm64/boot/dts/qcom/qdu1000.dtsi b/arch/arm64/boot/dts/qc= om/qdu1000.dtsi index 642ca8f0236b..f4e923b99c5e 100644 --- a/arch/arm64/boot/dts/qcom/qdu1000.dtsi +++ b/arch/arm64/boot/dts/qcom/qdu1000.dtsi @@ -25,17 +25,17 @@ cpus { #address-cells =3D <2>; #size-cells =3D <0>; =20 - CPU0: cpu@0 { + cpu0: cpu@0 { device_type =3D "cpu"; compatible =3D "arm,cortex-a55"; reg =3D <0x0 0x0>; clocks =3D <&cpufreq_hw 0>; enable-method =3D "psci"; - power-domains =3D <&CPU_PD0>; + power-domains =3D <&cpu_pd0>; power-domain-names =3D "psci"; qcom,freq-domains =3D <&cpufreq_hw 0>; - next-level-cache =3D <&L2_0>; - L2_0: l2-cache { + next-level-cache =3D <&l2_0>; + l2_0: l2-cache { compatible =3D "cache"; cache-level =3D <2>; cache-unified; @@ -48,17 +48,17 @@ L3_0: l3-cache { }; }; =20 - CPU1: cpu@100 { + cpu1: cpu@100 { device_type =3D "cpu"; compatible =3D "arm,cortex-a55"; reg =3D <0x0 0x100>; clocks =3D <&cpufreq_hw 0>; enable-method =3D "psci"; - power-domains =3D <&CPU_PD1>; + power-domains =3D <&cpu_pd1>; power-domain-names =3D "psci"; qcom,freq-domains =3D <&cpufreq_hw 0>; - next-level-cache =3D <&L2_100>; - L2_100: l2-cache { + next-level-cache =3D <&l2_100>; + l2_100: l2-cache { compatible =3D "cache"; cache-level =3D <2>; cache-unified; @@ -66,17 +66,17 @@ L2_100: l2-cache { }; }; =20 - CPU2: cpu@200 { + cpu2: cpu@200 { device_type =3D "cpu"; compatible =3D "arm,cortex-a55"; reg =3D <0x0 0x200>; clocks =3D <&cpufreq_hw 0>; enable-method =3D "psci"; - power-domains =3D <&CPU_PD2>; + power-domains =3D <&cpu_pd2>; power-domain-names =3D "psci"; qcom,freq-domains =3D <&cpufreq_hw 0>; - next-level-cache =3D <&L2_200>; - L2_200: l2-cache { + next-level-cache =3D <&l2_200>; + l2_200: l2-cache { compatible =3D "cache"; cache-level =3D <2>; cache-unified; @@ -84,17 +84,17 @@ L2_200: l2-cache { }; }; =20 - CPU3: cpu@300 { + cpu3: cpu@300 { device_type =3D "cpu"; compatible =3D "arm,cortex-a55"; reg =3D <0x0 0x300>; clocks =3D <&cpufreq_hw 0>; enable-method =3D "psci"; - power-domains =3D <&CPU_PD3>; + power-domains =3D <&cpu_pd3>; power-domain-names =3D "psci"; qcom,freq-domains =3D <&cpufreq_hw 0>; - next-level-cache =3D <&L2_300>; - L2_300: l2-cache { + next-level-cache =3D <&l2_300>; + l2_300: l2-cache { compatible =3D "cache"; cache-level =3D <2>; cache-unified; @@ -105,19 +105,19 @@ L2_300: l2-cache { cpu-map { cluster0 { core0 { - cpu =3D <&CPU0>; + cpu =3D <&cpu0>; }; =20 core1 { - cpu =3D <&CPU1>; + cpu =3D <&cpu1>; }; =20 core2 { - cpu =3D <&CPU2>; + cpu =3D <&cpu2>; }; =20 core3 { - cpu =3D <&CPU3>; + cpu =3D <&cpu3>; }; }; }; @@ -126,7 +126,7 @@ core3 { idle-states { entry-method =3D "psci"; =20 - CPU_OFF: cpu-sleep-0 { + cpu_off: cpu-sleep-0 { compatible =3D "arm,idle-state"; entry-latency-us =3D <274>; exit-latency-us =3D <480>; @@ -137,7 +137,7 @@ CPU_OFF: cpu-sleep-0 { }; =20 domain-idle-states { - CLUSTER_SLEEP_0: cluster-sleep-0 { + cluster_sleep_0: cluster-sleep-0 { compatible =3D "domain-idle-state"; entry-latency-us =3D <584>; exit-latency-us =3D <2332>; @@ -145,7 +145,7 @@ CLUSTER_SLEEP_0: cluster-sleep-0 { arm,psci-suspend-param =3D <0x41000044>; }; =20 - CLUSTER_SLEEP_1: cluster-sleep-1 { + cluster_sleep_1: cluster-sleep-1 { compatible =3D "domain-idle-state"; entry-latency-us =3D <2893>; exit-latency-us =3D <4023>; @@ -187,33 +187,33 @@ psci { compatible =3D "arm,psci-1.0"; method =3D "smc"; =20 - CPU_PD0: power-domain-cpu0 { + cpu_pd0: power-domain-cpu0 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_PD>; - domain-idle-states =3D <&CPU_OFF>; + power-domains =3D <&cluster_pd>; + domain-idle-states =3D <&cpu_off>; }; =20 - CPU_PD1: power-domain-cpu1 { + cpu_pd1: power-domain-cpu1 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_PD>; - domain-idle-states =3D <&CPU_OFF>; + power-domains =3D <&cluster_pd>; + domain-idle-states =3D <&cpu_off>; }; =20 - CPU_PD2: power-domain-cpu2 { + cpu_pd2: power-domain-cpu2 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_PD>; - domain-idle-states =3D <&CPU_OFF>; + power-domains =3D <&cluster_pd>; + domain-idle-states =3D <&cpu_off>; }; =20 - CPU_PD3: power-domain-cpu3 { + cpu_pd3: power-domain-cpu3 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_PD>; - domain-idle-states =3D <&CPU_OFF>; + power-domains =3D <&cluster_pd>; + domain-idle-states =3D <&cpu_off>; }; =20 - CLUSTER_PD: power-domain-cluster { + cluster_pd: power-domain-cluster { #power-domain-cells =3D <0>; - domain-idle-states =3D <&CLUSTER_SLEEP_0 &CLUSTER_SLEEP_1>; + domain-idle-states =3D <&cluster_sleep_0 &cluster_sleep_1>; }; }; =20 @@ -1498,7 +1498,7 @@ apps_rsc: rsc@17a00000 { qcom,tcs-config =3D , , , ; label =3D "apps_rsc"; - power-domains =3D <&CLUSTER_PD>; + power-domains =3D <&cluster_pd>; =20 apps_bcm_voter: bcm-voter { compatible =3D "qcom,bcm-voter"; diff --git a/arch/arm64/boot/dts/qcom/qrb2210-rb1.dts b/arch/arm64/boot/dts= /qcom/qrb2210-rb1.dts index e19790464a11..34d61d9633dc 100644 --- a/arch/arm64/boot/dts/qcom/qrb2210-rb1.dts +++ b/arch/arm64/boot/dts/qcom/qrb2210-rb1.dts @@ -188,23 +188,23 @@ vph_pwr: regulator-vph-pwr { }; }; =20 -&CPU_PD0 { +&cpu_pd0 { /delete-property/ power-domains; }; =20 -&CPU_PD1 { +&cpu_pd1 { /delete-property/ power-domains; }; =20 -&CPU_PD2 { +&cpu_pd2 { /delete-property/ power-domains; }; =20 -&CPU_PD3 { +&cpu_pd3 { /delete-property/ power-domains; }; =20 -/delete-node/ &CLUSTER_PD; +/delete-node/ &cluster_pd; =20 &gpi_dma0 { status =3D "okay"; diff --git a/arch/arm64/boot/dts/qcom/sa8775p.dtsi b/arch/arm64/boot/dts/qc= om/sa8775p.dtsi index e8dbc8d820a6..f216653eb349 100644 --- a/arch/arm64/boot/dts/qcom/sa8775p.dtsi +++ b/arch/arm64/boot/dts/qcom/sa8775p.dtsi @@ -37,16 +37,16 @@ cpus { #address-cells =3D <2>; #size-cells =3D <0>; =20 - CPU0: cpu@0 { + cpu0: cpu@0 { device_type =3D "cpu"; compatible =3D "qcom,kryo"; reg =3D <0x0 0x0>; enable-method =3D "psci"; qcom,freq-domain =3D <&cpufreq_hw 0>; - next-level-cache =3D <&L2_0>; + next-level-cache =3D <&l2_0>; capacity-dmips-mhz =3D <1024>; dynamic-power-coefficient =3D <100>; - L2_0: l2-cache { + l2_0: l2-cache { compatible =3D "cache"; cache-level =3D <2>; cache-unified; @@ -59,16 +59,16 @@ L3_0: l3-cache { }; }; =20 - CPU1: cpu@100 { + cpu1: cpu@100 { device_type =3D "cpu"; compatible =3D "qcom,kryo"; reg =3D <0x0 0x100>; enable-method =3D "psci"; qcom,freq-domain =3D <&cpufreq_hw 0>; - next-level-cache =3D <&L2_1>; + next-level-cache =3D <&l2_1>; capacity-dmips-mhz =3D <1024>; dynamic-power-coefficient =3D <100>; - L2_1: l2-cache { + l2_1: l2-cache { compatible =3D "cache"; cache-level =3D <2>; cache-unified; @@ -76,16 +76,16 @@ L2_1: l2-cache { }; }; =20 - CPU2: cpu@200 { + cpu2: cpu@200 { device_type =3D "cpu"; compatible =3D "qcom,kryo"; reg =3D <0x0 0x200>; enable-method =3D "psci"; qcom,freq-domain =3D <&cpufreq_hw 0>; - next-level-cache =3D <&L2_2>; + next-level-cache =3D <&l2_2>; capacity-dmips-mhz =3D <1024>; dynamic-power-coefficient =3D <100>; - L2_2: l2-cache { + l2_2: l2-cache { compatible =3D "cache"; cache-level =3D <2>; cache-unified; @@ -93,16 +93,16 @@ L2_2: l2-cache { }; }; =20 - CPU3: cpu@300 { + cpu3: cpu@300 { device_type =3D "cpu"; compatible =3D "qcom,kryo"; reg =3D <0x0 0x300>; enable-method =3D "psci"; qcom,freq-domain =3D <&cpufreq_hw 0>; - next-level-cache =3D <&L2_3>; + next-level-cache =3D <&l2_3>; capacity-dmips-mhz =3D <1024>; dynamic-power-coefficient =3D <100>; - L2_3: l2-cache { + l2_3: l2-cache { compatible =3D "cache"; cache-level =3D <2>; cache-unified; @@ -110,16 +110,16 @@ L2_3: l2-cache { }; }; =20 - CPU4: cpu@10000 { + cpu4: cpu@10000 { device_type =3D "cpu"; compatible =3D "qcom,kryo"; reg =3D <0x0 0x10000>; enable-method =3D "psci"; qcom,freq-domain =3D <&cpufreq_hw 1>; - next-level-cache =3D <&L2_4>; + next-level-cache =3D <&l2_4>; capacity-dmips-mhz =3D <1024>; dynamic-power-coefficient =3D <100>; - L2_4: l2-cache { + l2_4: l2-cache { compatible =3D "cache"; cache-level =3D <2>; cache-unified; @@ -133,16 +133,16 @@ L3_1: l3-cache { }; }; =20 - CPU5: cpu@10100 { + cpu5: cpu@10100 { device_type =3D "cpu"; compatible =3D "qcom,kryo"; reg =3D <0x0 0x10100>; enable-method =3D "psci"; qcom,freq-domain =3D <&cpufreq_hw 1>; - next-level-cache =3D <&L2_5>; + next-level-cache =3D <&l2_5>; capacity-dmips-mhz =3D <1024>; dynamic-power-coefficient =3D <100>; - L2_5: l2-cache { + l2_5: l2-cache { compatible =3D "cache"; cache-level =3D <2>; cache-unified; @@ -150,16 +150,16 @@ L2_5: l2-cache { }; }; =20 - CPU6: cpu@10200 { + cpu6: cpu@10200 { device_type =3D "cpu"; compatible =3D "qcom,kryo"; reg =3D <0x0 0x10200>; enable-method =3D "psci"; qcom,freq-domain =3D <&cpufreq_hw 1>; - next-level-cache =3D <&L2_6>; + next-level-cache =3D <&l2_6>; capacity-dmips-mhz =3D <1024>; dynamic-power-coefficient =3D <100>; - L2_6: l2-cache { + l2_6: l2-cache { compatible =3D "cache"; cache-level =3D <2>; cache-unified; @@ -167,16 +167,16 @@ L2_6: l2-cache { }; }; =20 - CPU7: cpu@10300 { + cpu7: cpu@10300 { device_type =3D "cpu"; compatible =3D "qcom,kryo"; reg =3D <0x0 0x10300>; enable-method =3D "psci"; qcom,freq-domain =3D <&cpufreq_hw 1>; - next-level-cache =3D <&L2_7>; + next-level-cache =3D <&l2_7>; capacity-dmips-mhz =3D <1024>; dynamic-power-coefficient =3D <100>; - L2_7: l2-cache { + l2_7: l2-cache { compatible =3D "cache"; cache-level =3D <2>; cache-unified; @@ -187,37 +187,37 @@ L2_7: l2-cache { cpu-map { cluster0 { core0 { - cpu =3D <&CPU0>; + cpu =3D <&cpu0>; }; =20 core1 { - cpu =3D <&CPU1>; + cpu =3D <&cpu1>; }; =20 core2 { - cpu =3D <&CPU2>; + cpu =3D <&cpu2>; }; =20 core3 { - cpu =3D <&CPU3>; + cpu =3D <&cpu3>; }; }; =20 cluster1 { core0 { - cpu =3D <&CPU4>; + cpu =3D <&cpu4>; }; =20 core1 { - cpu =3D <&CPU5>; + cpu =3D <&cpu5>; }; =20 core2 { - cpu =3D <&CPU6>; + cpu =3D <&cpu6>; }; =20 core3 { - cpu =3D <&CPU7>; + cpu =3D <&cpu7>; }; }; }; @@ -225,7 +225,7 @@ core3 { idle-states { entry-method =3D "psci"; =20 - GOLD_CPU_SLEEP_0: cpu-sleep-0 { + GOLD_cpu_sleep_0: cpu-sleep-0 { compatible =3D "arm,idle-state"; idle-state-name =3D "gold-power-collapse"; arm,psci-suspend-param =3D <0x40000003>; @@ -235,7 +235,7 @@ GOLD_CPU_SLEEP_0: cpu-sleep-0 { local-timer-stop; }; =20 - GOLD_RAIL_CPU_SLEEP_0: cpu-sleep-1 { + GOLD_RAIL_cpu_sleep_0: cpu-sleep-1 { compatible =3D "arm,idle-state"; idle-state-name =3D "gold-rail-power-collapse"; arm,psci-suspend-param =3D <0x40000004>; @@ -247,7 +247,7 @@ GOLD_RAIL_CPU_SLEEP_0: cpu-sleep-1 { }; =20 domain-idle-states { - CLUSTER_SLEEP_GOLD: cluster-sleep-0 { + cluster_sleep_GOLD: cluster-sleep-0 { compatible =3D "domain-idle-state"; arm,psci-suspend-param =3D <0x41000044>; entry-latency-us =3D <2752>; @@ -255,7 +255,7 @@ CLUSTER_SLEEP_GOLD: cluster-sleep-0 { min-residency-us =3D <6118>; }; =20 - CLUSTER_SLEEP_APSS_RSC_PC: cluster-sleep-1 { + cluster_sleep_APSS_RSC_PC: cluster-sleep-1 { compatible =3D "domain-idle-state"; arm,psci-suspend-param =3D <0x42000144>; entry-latency-us =3D <3263>; @@ -393,77 +393,77 @@ psci { compatible =3D "arm,psci-1.0"; method =3D "smc"; =20 - CPU_PD0: power-domain-cpu0 { + cpu_pd0: power-domain-cpu0 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_0_PD>; - domain-idle-states =3D <&GOLD_CPU_SLEEP_0>, - <&GOLD_RAIL_CPU_SLEEP_0>; + power-domains =3D <&cluster_0_pd>; + domain-idle-states =3D <&GOLD_cpu_sleep_0>, + <&GOLD_RAIL_cpu_sleep_0>; }; =20 - CPU_PD1: power-domain-cpu1 { + cpu_pd1: power-domain-cpu1 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_0_PD>; - domain-idle-states =3D <&GOLD_CPU_SLEEP_0>, - <&GOLD_RAIL_CPU_SLEEP_0>; + power-domains =3D <&cluster_0_pd>; + domain-idle-states =3D <&GOLD_cpu_sleep_0>, + <&GOLD_RAIL_cpu_sleep_0>; }; =20 - CPU_PD2: power-domain-cpu2 { + cpu_pd2: power-domain-cpu2 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_0_PD>; - domain-idle-states =3D <&GOLD_CPU_SLEEP_0>, - <&GOLD_RAIL_CPU_SLEEP_0>; + power-domains =3D <&cluster_0_pd>; + domain-idle-states =3D <&GOLD_cpu_sleep_0>, + <&GOLD_RAIL_cpu_sleep_0>; }; =20 - CPU_PD3: power-domain-cpu3 { + cpu_pd3: power-domain-cpu3 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_0_PD>; - domain-idle-states =3D <&GOLD_CPU_SLEEP_0>, - <&GOLD_RAIL_CPU_SLEEP_0>; + power-domains =3D <&cluster_0_pd>; + domain-idle-states =3D <&GOLD_cpu_sleep_0>, + <&GOLD_RAIL_cpu_sleep_0>; }; =20 - CPU_PD4: power-domain-cpu4 { + cpu_pd4: power-domain-cpu4 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_1_PD>; - domain-idle-states =3D <&GOLD_CPU_SLEEP_0>, - <&GOLD_RAIL_CPU_SLEEP_0>; + power-domains =3D <&cluster_1_pd>; + domain-idle-states =3D <&GOLD_cpu_sleep_0>, + <&GOLD_RAIL_cpu_sleep_0>; }; =20 - CPU_PD5: power-domain-cpu5 { + cpu_pd5: power-domain-cpu5 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_1_PD>; - domain-idle-states =3D <&GOLD_CPU_SLEEP_0>, - <&GOLD_RAIL_CPU_SLEEP_0>; + power-domains =3D <&cluster_1_pd>; + domain-idle-states =3D <&GOLD_cpu_sleep_0>, + <&GOLD_RAIL_cpu_sleep_0>; }; =20 - CPU_PD6: power-domain-cpu6 { + cpu_pd6: power-domain-cpu6 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_1_PD>; - domain-idle-states =3D <&GOLD_CPU_SLEEP_0>, - <&GOLD_RAIL_CPU_SLEEP_0>; + power-domains =3D <&cluster_1_pd>; + domain-idle-states =3D <&GOLD_cpu_sleep_0>, + <&GOLD_RAIL_cpu_sleep_0>; }; =20 - CPU_PD7: power-domain-cpu7 { + cpu_pd7: power-domain-cpu7 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_1_PD>; - domain-idle-states =3D <&GOLD_CPU_SLEEP_0>, - <&GOLD_RAIL_CPU_SLEEP_0>; + power-domains =3D <&cluster_1_pd>; + domain-idle-states =3D <&GOLD_cpu_sleep_0>, + <&GOLD_RAIL_cpu_sleep_0>; }; =20 - CLUSTER_0_PD: power-domain-cluster0 { + cluster_0_pd: power-domain-cluster0 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_2_PD>; - domain-idle-states =3D <&CLUSTER_SLEEP_GOLD>; + power-domains =3D <&cluster_2_pd>; + domain-idle-states =3D <&cluster_sleep_GOLD>; }; =20 - CLUSTER_1_PD: power-domain-cluster1 { + cluster_1_pd: power-domain-cluster1 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_2_PD>; - domain-idle-states =3D <&CLUSTER_SLEEP_GOLD>; + power-domains =3D <&cluster_2_pd>; + domain-idle-states =3D <&cluster_sleep_GOLD>; }; =20 - CLUSTER_2_PD: power-domain-cluster2 { + cluster_2_pd: power-domain-cluster2 { #power-domain-cells =3D <0>; - domain-idle-states =3D <&CLUSTER_SLEEP_APSS_RSC_PC>; + domain-idle-states =3D <&cluster_sleep_APSS_RSC_PC>; }; }; =20 @@ -2382,7 +2382,7 @@ aoss_cti: cti@4b13000 { etm@6040000 { compatible =3D "arm,primecell"; reg =3D <0x0 0x6040000 0x0 0x1000>; - cpu =3D <&CPU0>; + cpu =3D <&cpu0>; =20 clocks =3D <&aoss_qmp>; clock-names =3D "apb_pclk"; @@ -2402,7 +2402,7 @@ etm0_out: endpoint { etm@6140000 { compatible =3D "arm,primecell"; reg =3D <0x0 0x6140000 0x0 0x1000>; - cpu =3D <&CPU1>; + cpu =3D <&cpu1>; =20 clocks =3D <&aoss_qmp>; clock-names =3D "apb_pclk"; @@ -2422,7 +2422,7 @@ etm1_out: endpoint { etm@6240000 { compatible =3D "arm,primecell"; reg =3D <0x0 0x6240000 0x0 0x1000>; - cpu =3D <&CPU2>; + cpu =3D <&cpu2>; =20 clocks =3D <&aoss_qmp>; clock-names =3D "apb_pclk"; @@ -2442,7 +2442,7 @@ etm2_out: endpoint { etm@6340000 { compatible =3D "arm,primecell"; reg =3D <0x0 0x6340000 0x0 0x1000>; - cpu =3D <&CPU3>; + cpu =3D <&cpu3>; =20 clocks =3D <&aoss_qmp>; clock-names =3D "apb_pclk"; @@ -2462,7 +2462,7 @@ etm3_out: endpoint { etm@6440000 { compatible =3D "arm,primecell"; reg =3D <0x0 0x6440000 0x0 0x1000>; - cpu =3D <&CPU4>; + cpu =3D <&cpu4>; =20 clocks =3D <&aoss_qmp>; clock-names =3D "apb_pclk"; @@ -2482,7 +2482,7 @@ etm4_out: endpoint { etm@6540000 { compatible =3D "arm,primecell"; reg =3D <0x0 0x6540000 0x0 0x1000>; - cpu =3D <&CPU5>; + cpu =3D <&cpu5>; =20 clocks =3D <&aoss_qmp>; clock-names =3D "apb_pclk"; @@ -2502,7 +2502,7 @@ etm5_out: endpoint { etm@6640000 { compatible =3D "arm,primecell"; reg =3D <0x0 0x6640000 0x0 0x1000>; - cpu =3D <&CPU6>; + cpu =3D <&cpu6>; =20 clocks =3D <&aoss_qmp>; clock-names =3D "apb_pclk"; @@ -2522,7 +2522,7 @@ etm6_out: endpoint { etm@6740000 { compatible =3D "arm,primecell"; reg =3D <0x0 0x6740000 0x0 0x1000>; - cpu =3D <&CPU7>; + cpu =3D <&cpu7>; =20 clocks =3D <&aoss_qmp>; clock-names =3D "apb_pclk"; diff --git a/arch/arm64/boot/dts/qcom/sdx75.dtsi b/arch/arm64/boot/dts/qcom= /sdx75.dtsi index 7cf3fcb469a8..b5b961771b38 100644 --- a/arch/arm64/boot/dts/qcom/sdx75.dtsi +++ b/arch/arm64/boot/dts/qcom/sdx75.dtsi @@ -43,20 +43,20 @@ cpus { #address-cells =3D <2>; #size-cells =3D <0>; =20 - CPU0: cpu@0 { + cpu0: cpu@0 { device_type =3D "cpu"; compatible =3D "arm,cortex-a55"; reg =3D <0x0 0x0>; clocks =3D <&cpufreq_hw 0>; enable-method =3D "psci"; - power-domains =3D <&CPU_PD0>; + power-domains =3D <&cpu_pd0>; power-domain-names =3D "psci"; qcom,freq-domain =3D <&cpufreq_hw 0>; capacity-dmips-mhz =3D <1024>; dynamic-power-coefficient =3D <100>; - next-level-cache =3D <&L2_0>; + next-level-cache =3D <&l2_0>; =20 - L2_0: l2-cache { + l2_0: l2-cache { compatible =3D "cache"; cache-level =3D <2>; cache-unified; @@ -69,20 +69,20 @@ L3_0: l3-cache { }; }; =20 - CPU1: cpu@100 { + cpu1: cpu@100 { device_type =3D "cpu"; compatible =3D "arm,cortex-a55"; reg =3D <0x0 0x100>; clocks =3D <&cpufreq_hw 0>; enable-method =3D "psci"; - power-domains =3D <&CPU_PD1>; + power-domains =3D <&cpu_pd1>; power-domain-names =3D "psci"; qcom,freq-domain =3D <&cpufreq_hw 0>; capacity-dmips-mhz =3D <1024>; dynamic-power-coefficient =3D <100>; - next-level-cache =3D <&L2_100>; + next-level-cache =3D <&l2_100>; =20 - L2_100: l2-cache { + l2_100: l2-cache { compatible =3D "cache"; cache-level =3D <2>; cache-unified; @@ -90,20 +90,20 @@ L2_100: l2-cache { }; }; =20 - CPU2: cpu@200 { + cpu2: cpu@200 { device_type =3D "cpu"; compatible =3D "arm,cortex-a55"; reg =3D <0x0 0x200>; clocks =3D <&cpufreq_hw 0>; enable-method =3D "psci"; - power-domains =3D <&CPU_PD2>; + power-domains =3D <&cpu_pd2>; power-domain-names =3D "psci"; qcom,freq-domain =3D <&cpufreq_hw 0>; capacity-dmips-mhz =3D <1024>; dynamic-power-coefficient =3D <100>; - next-level-cache =3D <&L2_200>; + next-level-cache =3D <&l2_200>; =20 - L2_200: l2-cache { + l2_200: l2-cache { compatible =3D "cache"; cache-level =3D <2>; cache-unified; @@ -111,20 +111,20 @@ L2_200: l2-cache { }; }; =20 - CPU3: cpu@300 { + cpu3: cpu@300 { device_type =3D "cpu"; compatible =3D "arm,cortex-a55"; reg =3D <0x0 0x300>; clocks =3D <&cpufreq_hw 0>; enable-method =3D "psci"; - power-domains =3D <&CPU_PD3>; + power-domains =3D <&cpu_pd3>; power-domain-names =3D "psci"; qcom,freq-domain =3D <&cpufreq_hw 0>; capacity-dmips-mhz =3D <1024>; dynamic-power-coefficient =3D <100>; - next-level-cache =3D <&L2_300>; + next-level-cache =3D <&l2_300>; =20 - L2_300: l2-cache { + l2_300: l2-cache { compatible =3D "cache"; cache-level =3D <2>; cache-unified; @@ -135,19 +135,19 @@ L2_300: l2-cache { cpu-map { cluster0 { core0 { - cpu =3D <&CPU0>; + cpu =3D <&cpu0>; }; =20 core1 { - cpu =3D <&CPU1>; + cpu =3D <&cpu1>; }; =20 core2 { - cpu =3D <&CPU2>; + cpu =3D <&cpu2>; }; =20 core3 { - cpu =3D <&CPU3>; + cpu =3D <&cpu3>; }; }; }; @@ -155,7 +155,7 @@ core3 { idle-states { entry-method =3D "psci"; =20 - CPU_OFF: cpu-sleep-0 { + cpu_off: cpu-sleep-0 { compatible =3D "arm,idle-state"; entry-latency-us =3D <235>; exit-latency-us =3D <428>; @@ -164,7 +164,7 @@ CPU_OFF: cpu-sleep-0 { local-timer-stop; }; =20 - CPU_RAIL_OFF: cpu-rail-sleep-1 { + cpu_rail_off: cpu-rail-sleep-1 { compatible =3D "arm,idle-state"; entry-latency-us =3D <800>; exit-latency-us =3D <750>; @@ -176,7 +176,7 @@ CPU_RAIL_OFF: cpu-rail-sleep-1 { }; =20 domain-idle-states { - CLUSTER_SLEEP_0: cluster-sleep-0 { + cluster_sleep_0: cluster-sleep-0 { compatible =3D "domain-idle-state"; arm,psci-suspend-param =3D <0x41000044>; entry-latency-us =3D <1050>; @@ -184,7 +184,7 @@ CLUSTER_SLEEP_0: cluster-sleep-0 { min-residency-us =3D <5309>; }; =20 - CLUSTER_SLEEP_1: cluster-sleep-1 { + cluster_sleep_1: cluster-sleep-1 { compatible =3D "domain-idle-state"; arm,psci-suspend-param =3D <0x41001344>; entry-latency-us =3D <2761>; @@ -192,7 +192,7 @@ CLUSTER_SLEEP_1: cluster-sleep-1 { min-residency-us =3D <8467>; }; =20 - CLUSTER_SLEEP_2: cluster-sleep-2 { + cluster_sleep_2: cluster-sleep-2 { compatible =3D "domain-idle-state"; arm,psci-suspend-param =3D <0x4100b344>; entry-latency-us =3D <2793>; @@ -235,33 +235,33 @@ psci { compatible =3D "arm,psci-1.0"; method =3D "smc"; =20 - CPU_PD0: power-domain-cpu0 { + cpu_pd0: power-domain-cpu0 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_PD>; - domain-idle-states =3D <&CPU_OFF &CPU_RAIL_OFF>; + power-domains =3D <&cluster_pd>; + domain-idle-states =3D <&cpu_off &cpu_rail_off>; }; =20 - CPU_PD1: power-domain-cpu1 { + cpu_pd1: power-domain-cpu1 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_PD>; - domain-idle-states =3D <&CPU_OFF &CPU_RAIL_OFF>; + power-domains =3D <&cluster_pd>; + domain-idle-states =3D <&cpu_off &cpu_rail_off>; }; =20 - CPU_PD2: power-domain-cpu2 { + cpu_pd2: power-domain-cpu2 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_PD>; - domain-idle-states =3D <&CPU_OFF &CPU_RAIL_OFF>; + power-domains =3D <&cluster_pd>; + domain-idle-states =3D <&cpu_off &cpu_rail_off>; }; =20 - CPU_PD3: power-domain-cpu3 { + cpu_pd3: power-domain-cpu3 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_PD>; - domain-idle-states =3D <&CPU_OFF &CPU_RAIL_OFF>; + power-domains =3D <&cluster_pd>; + domain-idle-states =3D <&cpu_off &cpu_rail_off>; }; =20 - CLUSTER_PD: power-domain-cpu-cluster0 { + cluster_pd: power-domain-cpu-cluster0 { #power-domain-cells =3D <0>; - domain-idle-states =3D <&CLUSTER_SLEEP_0 &CLUSTER_SLEEP_1 &CLUSTER_SLEE= P_2>; + domain-idle-states =3D <&cluster_sleep_0 &cluster_sleep_1 &cluster_slee= p_2>; }; }; =20 @@ -1444,7 +1444,7 @@ apps_rsc: rsc@17a00000 { , ; =20 - power-domains =3D <&CLUSTER_PD>; + power-domains =3D <&cluster_pd>; qcom,tcs-offset =3D <0xd00>; qcom,drv-id =3D <2>; qcom,tcs-config =3D , diff --git a/arch/arm64/boot/dts/qcom/x1e80100.dtsi b/arch/arm64/boot/dts/q= com/x1e80100.dtsi index 6abff8258674..b3c28a46c5b4 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100.dtsi +++ b/arch/arm64/boot/dts/qcom/x1e80100.dtsi @@ -65,208 +65,208 @@ cpus { #address-cells =3D <2>; #size-cells =3D <0>; =20 - CPU0: cpu@0 { + cpu0: cpu@0 { device_type =3D "cpu"; compatible =3D "qcom,oryon"; reg =3D <0x0 0x0>; enable-method =3D "psci"; - next-level-cache =3D <&L2_0>; - power-domains =3D <&CPU_PD0>; + next-level-cache =3D <&l2_0>; + power-domains =3D <&cpu_pd0>; power-domain-names =3D "psci"; - cpu-idle-states =3D <&CLUSTER_C4>; + cpu-idle-states =3D <&cluster_c4>; =20 - L2_0: l2-cache { + l2_0: l2-cache { compatible =3D "cache"; cache-level =3D <2>; cache-unified; }; }; =20 - CPU1: cpu@100 { + cpu1: cpu@100 { device_type =3D "cpu"; compatible =3D "qcom,oryon"; reg =3D <0x0 0x100>; enable-method =3D "psci"; - next-level-cache =3D <&L2_0>; - power-domains =3D <&CPU_PD1>; + next-level-cache =3D <&l2_0>; + power-domains =3D <&cpu_pd1>; power-domain-names =3D "psci"; - cpu-idle-states =3D <&CLUSTER_C4>; + cpu-idle-states =3D <&cluster_c4>; }; =20 - CPU2: cpu@200 { + cpu2: cpu@200 { device_type =3D "cpu"; compatible =3D "qcom,oryon"; reg =3D <0x0 0x200>; enable-method =3D "psci"; - next-level-cache =3D <&L2_0>; - power-domains =3D <&CPU_PD2>; + next-level-cache =3D <&l2_0>; + power-domains =3D <&cpu_pd2>; power-domain-names =3D "psci"; - cpu-idle-states =3D <&CLUSTER_C4>; + cpu-idle-states =3D <&cluster_c4>; }; =20 - CPU3: cpu@300 { + cpu3: cpu@300 { device_type =3D "cpu"; compatible =3D "qcom,oryon"; reg =3D <0x0 0x300>; enable-method =3D "psci"; - next-level-cache =3D <&L2_0>; - power-domains =3D <&CPU_PD3>; + next-level-cache =3D <&l2_0>; + power-domains =3D <&cpu_pd3>; power-domain-names =3D "psci"; - cpu-idle-states =3D <&CLUSTER_C4>; + cpu-idle-states =3D <&cluster_c4>; }; =20 - CPU4: cpu@10000 { + cpu4: cpu@10000 { device_type =3D "cpu"; compatible =3D "qcom,oryon"; reg =3D <0x0 0x10000>; enable-method =3D "psci"; - next-level-cache =3D <&L2_1>; - power-domains =3D <&CPU_PD4>; + next-level-cache =3D <&l2_1>; + power-domains =3D <&cpu_pd4>; power-domain-names =3D "psci"; - cpu-idle-states =3D <&CLUSTER_C4>; + cpu-idle-states =3D <&cluster_c4>; =20 - L2_1: l2-cache { + l2_1: l2-cache { compatible =3D "cache"; cache-level =3D <2>; cache-unified; }; }; =20 - CPU5: cpu@10100 { + cpu5: cpu@10100 { device_type =3D "cpu"; compatible =3D "qcom,oryon"; reg =3D <0x0 0x10100>; enable-method =3D "psci"; - next-level-cache =3D <&L2_1>; - power-domains =3D <&CPU_PD5>; + next-level-cache =3D <&l2_1>; + power-domains =3D <&cpu_pd5>; power-domain-names =3D "psci"; - cpu-idle-states =3D <&CLUSTER_C4>; + cpu-idle-states =3D <&cluster_c4>; }; =20 - CPU6: cpu@10200 { + cpu6: cpu@10200 { device_type =3D "cpu"; compatible =3D "qcom,oryon"; reg =3D <0x0 0x10200>; enable-method =3D "psci"; - next-level-cache =3D <&L2_1>; - power-domains =3D <&CPU_PD6>; + next-level-cache =3D <&l2_1>; + power-domains =3D <&cpu_pd6>; power-domain-names =3D "psci"; - cpu-idle-states =3D <&CLUSTER_C4>; + cpu-idle-states =3D <&cluster_c4>; }; =20 - CPU7: cpu@10300 { + cpu7: cpu@10300 { device_type =3D "cpu"; compatible =3D "qcom,oryon"; reg =3D <0x0 0x10300>; enable-method =3D "psci"; - next-level-cache =3D <&L2_1>; - power-domains =3D <&CPU_PD7>; + next-level-cache =3D <&l2_1>; + power-domains =3D <&cpu_pd7>; power-domain-names =3D "psci"; - cpu-idle-states =3D <&CLUSTER_C4>; + cpu-idle-states =3D <&cluster_c4>; }; =20 - CPU8: cpu@20000 { + cpu8: cpu@20000 { device_type =3D "cpu"; compatible =3D "qcom,oryon"; reg =3D <0x0 0x20000>; enable-method =3D "psci"; - next-level-cache =3D <&L2_2>; - power-domains =3D <&CPU_PD8>; + next-level-cache =3D <&l2_2>; + power-domains =3D <&cpu_pd8>; power-domain-names =3D "psci"; - cpu-idle-states =3D <&CLUSTER_C4>; + cpu-idle-states =3D <&cluster_c4>; =20 - L2_2: l2-cache { + l2_2: l2-cache { compatible =3D "cache"; cache-level =3D <2>; cache-unified; }; }; =20 - CPU9: cpu@20100 { + cpu9: cpu@20100 { device_type =3D "cpu"; compatible =3D "qcom,oryon"; reg =3D <0x0 0x20100>; enable-method =3D "psci"; - next-level-cache =3D <&L2_2>; - power-domains =3D <&CPU_PD9>; + next-level-cache =3D <&l2_2>; + power-domains =3D <&cpu_pd9>; power-domain-names =3D "psci"; - cpu-idle-states =3D <&CLUSTER_C4>; + cpu-idle-states =3D <&cluster_c4>; }; =20 - CPU10: cpu@20200 { + cpu10: cpu@20200 { device_type =3D "cpu"; compatible =3D "qcom,oryon"; reg =3D <0x0 0x20200>; enable-method =3D "psci"; - next-level-cache =3D <&L2_2>; - power-domains =3D <&CPU_PD10>; + next-level-cache =3D <&l2_2>; + power-domains =3D <&cpu_pd10>; power-domain-names =3D "psci"; - cpu-idle-states =3D <&CLUSTER_C4>; + cpu-idle-states =3D <&cluster_c4>; }; =20 - CPU11: cpu@20300 { + cpu11: cpu@20300 { device_type =3D "cpu"; compatible =3D "qcom,oryon"; reg =3D <0x0 0x20300>; enable-method =3D "psci"; - next-level-cache =3D <&L2_2>; - power-domains =3D <&CPU_PD11>; + next-level-cache =3D <&l2_2>; + power-domains =3D <&cpu_pd11>; power-domain-names =3D "psci"; - cpu-idle-states =3D <&CLUSTER_C4>; + cpu-idle-states =3D <&cluster_c4>; }; =20 cpu-map { cluster0 { core0 { - cpu =3D <&CPU0>; + cpu =3D <&cpu0>; }; =20 core1 { - cpu =3D <&CPU1>; + cpu =3D <&cpu1>; }; =20 core2 { - cpu =3D <&CPU2>; + cpu =3D <&cpu2>; }; =20 core3 { - cpu =3D <&CPU3>; + cpu =3D <&cpu3>; }; }; =20 cluster1 { core0 { - cpu =3D <&CPU4>; + cpu =3D <&cpu4>; }; =20 core1 { - cpu =3D <&CPU5>; + cpu =3D <&cpu5>; }; =20 core2 { - cpu =3D <&CPU6>; + cpu =3D <&cpu6>; }; =20 core3 { - cpu =3D <&CPU7>; + cpu =3D <&cpu7>; }; }; =20 cluster2 { core0 { - cpu =3D <&CPU8>; + cpu =3D <&cpu8>; }; =20 core1 { - cpu =3D <&CPU9>; + cpu =3D <&cpu9>; }; =20 core2 { - cpu =3D <&CPU10>; + cpu =3D <&cpu10>; }; =20 core3 { - cpu =3D <&CPU11>; + cpu =3D <&cpu11>; }; }; }; @@ -274,7 +274,7 @@ core3 { idle-states { entry-method =3D "psci"; =20 - CLUSTER_C4: cpu-sleep-0 { + cluster_c4: cpu-sleep-0 { compatible =3D "arm,idle-state"; idle-state-name =3D "ret"; arm,psci-suspend-param =3D <0x00000004>; @@ -285,7 +285,7 @@ CLUSTER_C4: cpu-sleep-0 { }; =20 domain-idle-states { - CLUSTER_CL4: cluster-sleep-0 { + cluster_cl4: cluster-sleep-0 { compatible =3D "domain-idle-state"; idle-state-name =3D "l2-ret"; arm,psci-suspend-param =3D <0x01000044>; @@ -294,7 +294,7 @@ CLUSTER_CL4: cluster-sleep-0 { min-residency-us =3D <2500>; }; =20 - CLUSTER_CL5: cluster-sleep-1 { + cluster_cl5: cluster-sleep-1 { compatible =3D "domain-idle-state"; idle-state-name =3D "ret-pll-off"; arm,psci-suspend-param =3D <0x01000054>; @@ -340,81 +340,81 @@ psci { compatible =3D "arm,psci-1.0"; method =3D "smc"; =20 - CPU_PD0: power-domain-cpu0 { + cpu_pd0: power-domain-cpu0 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_PD0>; + power-domains =3D <&cluster_pd0>; }; =20 - CPU_PD1: power-domain-cpu1 { + cpu_pd1: power-domain-cpu1 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_PD0>; + power-domains =3D <&cluster_pd0>; }; =20 - CPU_PD2: power-domain-cpu2 { + cpu_pd2: power-domain-cpu2 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_PD0>; + power-domains =3D <&cluster_pd0>; }; =20 - CPU_PD3: power-domain-cpu3 { + cpu_pd3: power-domain-cpu3 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_PD0>; + power-domains =3D <&cluster_pd0>; }; =20 - CPU_PD4: power-domain-cpu4 { + cpu_pd4: power-domain-cpu4 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_PD1>; + power-domains =3D <&cluster_pd1>; }; =20 - CPU_PD5: power-domain-cpu5 { + cpu_pd5: power-domain-cpu5 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_PD1>; + power-domains =3D <&cluster_pd1>; }; =20 - CPU_PD6: power-domain-cpu6 { + cpu_pd6: power-domain-cpu6 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_PD1>; + power-domains =3D <&cluster_pd1>; }; =20 - CPU_PD7: power-domain-cpu7 { + cpu_pd7: power-domain-cpu7 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_PD1>; + power-domains =3D <&cluster_pd1>; }; =20 - CPU_PD8: power-domain-cpu8 { + cpu_pd8: power-domain-cpu8 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_PD2>; + power-domains =3D <&cluster_pd2>; }; =20 - CPU_PD9: power-domain-cpu9 { + cpu_pd9: power-domain-cpu9 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_PD2>; + power-domains =3D <&cluster_pd2>; }; =20 - CPU_PD10: power-domain-cpu10 { + cpu_pd10: power-domain-cpu10 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_PD2>; + power-domains =3D <&cluster_pd2>; }; =20 - CPU_PD11: power-domain-cpu11 { + cpu_pd11: power-domain-cpu11 { #power-domain-cells =3D <0>; - power-domains =3D <&CLUSTER_PD2>; + power-domains =3D <&cluster_pd2>; }; =20 - CLUSTER_PD0: power-domain-cpu-cluster0 { + cluster_pd0: power-domain-cpu-cluster0 { #power-domain-cells =3D <0>; - domain-idle-states =3D <&CLUSTER_CL4>, <&CLUSTER_CL5>; + domain-idle-states =3D <&cluster_cl4>, <&cluster_cl5>; power-domains =3D <&SYSTEM_PD>; }; =20 - CLUSTER_PD1: power-domain-cpu-cluster1 { + cluster_pd1: power-domain-cpu-cluster1 { #power-domain-cells =3D <0>; - domain-idle-states =3D <&CLUSTER_CL4>, <&CLUSTER_CL5>; + domain-idle-states =3D <&cluster_cl4>, <&cluster_cl5>; power-domains =3D <&SYSTEM_PD>; }; =20 - CLUSTER_PD2: power-domain-cpu-cluster2 { + cluster_pd2: power-domain-cpu-cluster2 { #power-domain-cells =3D <0>; - domain-idle-states =3D <&CLUSTER_CL4>, <&CLUSTER_CL5>; + domain-idle-states =3D <&cluster_cl4>, <&cluster_cl5>; power-domains =3D <&SYSTEM_PD>; }; =20 --=20 2.43.0