From nobody Fri Dec 19 13:49:44 2025 Received: from mail-ej1-f44.google.com (mail-ej1-f44.google.com [209.85.218.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DDB941990B7 for ; Mon, 26 Aug 2024 17:31:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724693485; cv=none; b=d4kTvyO2RP7xgaQjnA+CDBZFu0feVO6y8QMJcfC7d4J9t9WYKCEEo4beBf03ZosYFc9yWEGmf1QzvAJtbHPCMUIsX5e90AR/D/4g3upQfF/zCKqrfAgmDZ1CWpsI2fhWvH72XB2X9h6SQUhYbJMYM40ocsZnXqRwD0rRt5oCX+c= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724693485; c=relaxed/simple; bh=QTmsTIDi7cKHIzyRh0s31HScPPVZAg2pITfHlR5Hw1c=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=hM5Q7z0/n3IGz6W811pEayNWHFe+Z2QgDfT7Pj9e787nKUmp4Hgsnb+CsfdPtyGTsfT4Vvmz8sBYsqY3msNlfy+8/okwtvoyX9OSXGfoc82+eh0ouYxI4+9MqbnF8aY5/xNASxFzSvnURSarl344Dke/L19mjMRmvjhGypG7zdI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=bUW8wJz1; arc=none smtp.client-ip=209.85.218.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="bUW8wJz1" Received: by mail-ej1-f44.google.com with SMTP id a640c23a62f3a-a83562f9be9so417295866b.0 for ; Mon, 26 Aug 2024 10:31:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1724693482; x=1725298282; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=biOUpzjklUMw3DeHF9ZmoaEFGQg/45j+i/IYEf+/2DU=; b=bUW8wJz1zrX7dPe0/eoqW/d0gxEG0Z0dt2Yl1t7EhnpvaWm+Si2YW6lbTqzdTejivU MhaU1Fu1MX6I6Sxq3WTt9GiQeJqN5Ly08qYy6UbDDnZLO/ES0F209Bcj763LK+hWqRkx eK1Zs/WFnPTjQL9xoEfePGXKuSHUY7ZUvC/fhtT6YlWCzxD6ydz13SwM+7R25q+HqH7Q Zr1sn1QRaE4olMnhLC9KzWlJMqcNOosCAdVc/oCKcakfQZNBintCaGEt12bTvl6m5tfG 9W+sKGzijiNB50bW4zGlyK0Kj3uGAd+wyuvg63khQsEdl5MEtjAqTk+wiWhqq2bzKAUy z42Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1724693482; x=1725298282; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=biOUpzjklUMw3DeHF9ZmoaEFGQg/45j+i/IYEf+/2DU=; b=YQV+SlAIPLLOfxH9BLP0LIjHTcXKQgb9vICgrFfLO7u8guMSVoixuQ/qZZDkOZtmMo YCHNJtfEqeHeDqUKaXgYO7kn5EPBiWbse9QWQNsDQu0UkpU/2tea47s/jG34aB4dFe2G hgThHrbhs6VLPCHCTv3cl9+NVm7zLiztNZvb1CLxGSCYIiDlM1HIW/a6Pt3oi6GO0T5i O46+qNG5QksTPjiMEowNNOrJblerM6ZCDbeUfIvQN9KGCa+B9KROQ0P5hSKGaoKuurDO Iz5jsu83owfaWG7StaxYoJW66R6ZRSHtHavxyScyfmmLJbvOIelznyQy3L47RTKibvL9 h5Qw== X-Forwarded-Encrypted: i=1; AJvYcCVdmzn/Slak7PYZqDobwAon11i8FJolZSgWNaG5q65ObQerZeO078ICG9XlNm0JvhuhzIM/1hEkXDL7Pp0=@vger.kernel.org X-Gm-Message-State: AOJu0Yw7AQjcE9h7aoIugg3jTKphj97sl0rADcERgVD+tdeH3GQUtvbW 4ycHqFIQ9tTmi9vFumXOREFwwL9lPidXorAI9eJYOBhmKqXJBCNVOnSX7LOuVm4= X-Google-Smtp-Source: AGHT+IHerndDsRmrDan/43wV4cMl++NdUbzuQbGoEd/HEOURC+hfMLYMkk8BUPcq8vD5t9RBTqrNoQ== X-Received: by 2002:a17:907:6d20:b0:a72:6849:cb0f with SMTP id a640c23a62f3a-a86a54cf6c0mr651740866b.62.1724693482233; Mon, 26 Aug 2024 10:31:22 -0700 (PDT) Received: from claudiu-X670E-Pro-RS.. ([82.78.167.144]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a86e548781csm446566b.28.2024.08.26.10.31.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 26 Aug 2024 10:31:21 -0700 (PDT) From: Claudiu Beznea To: nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, mturquette@baylibre.com, sboyd@kernel.org Cc: linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, Claudiu Beznea Subject: [PATCH 1/3] dt-bindings: clk: at91: Add clock IDs for the slow clock controller Date: Mon, 26 Aug 2024 20:31:14 +0300 Message-Id: <20240826173116.3628337-2-claudiu.beznea@tuxon.dev> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240826173116.3628337-1-claudiu.beznea@tuxon.dev> References: <20240826173116.3628337-1-claudiu.beznea@tuxon.dev> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add clock IDs for the slow clock controller. Previously, raw numbers were used (0 or 1) for clocks generated by the slow clock controller. This leads to confusion and wrong IDs were used on few device trees. To avoid this add macros. Signed-off-by: Claudiu Beznea Acked-by: Krzysztof Kozlowski --- include/dt-bindings/clock/at91.h | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/include/dt-bindings/clock/at91.h b/include/dt-bindings/clock/a= t91.h index 6ede88c3992d..99f4767ff6bb 100644 --- a/include/dt-bindings/clock/at91.h +++ b/include/dt-bindings/clock/at91.h @@ -55,4 +55,8 @@ #define AT91_PMC_GCKRDY 24 /* Generated Clocks */ #endif =20 +/* Slow clock. */ +#define SCKC_MD_SLCK 0 +#define SCKC_TD_SLCK 1 + #endif --=20 2.39.2 From nobody Fri Dec 19 13:49:44 2025 Received: from mail-ej1-f54.google.com (mail-ej1-f54.google.com [209.85.218.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A2F46199238 for ; Mon, 26 Aug 2024 17:31:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724693488; cv=none; b=fwhoCN8rDEDctAGzmlge2I1Iy0oGnOj5Q+dcURG2JjthV4wmrpRXnYhvmmLC/gB77P+sJMwXqy7V5jxEjQGvgs0BMAh8y18Dql1vKKd8ZUQAaORRUW/rB/FmCXZzqu1dDsVXrH0W81fnlfAFKT0R99az38FROFYCVZruW9/kwvM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724693488; c=relaxed/simple; bh=wa8hgdEXE986caBdiKsZgJHWSe2gua1NABjmzw7rzLc=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=HLH6bF52QSf5LE9zwt9xgC92AE4/nleS8CFDjtOEwVpLBAwsSqMTI3oovdGLYR9A2Xm9r5eYNbrmtQlPyhlspPULOIU/Im3vV+eu/L0cGofvaI50/uADcktft2v4Xj7AHSrvamHyCButNC8ARt84wbrP0Nkuv6Ffmk+BCEdRiQU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=dyuXngi3; arc=none smtp.client-ip=209.85.218.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="dyuXngi3" Received: by mail-ej1-f54.google.com with SMTP id a640c23a62f3a-a7ab5fc975dso462058766b.1 for ; Mon, 26 Aug 2024 10:31:26 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1724693485; x=1725298285; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=T6d3SxVVUntGvoi8mj5sPmGncnkMXFV/48WyNCD8DSU=; b=dyuXngi3llsuw7p75qPhBCulUok0+5mQyYGwvyj/2YgJR9SACvav2RxSnIgsDX2QHj JBDG8Xg6HafJD6UUut/rmQZQUx7P2/LlCPkehh4Xfo+clCOc4n9enZ5H4IiJWMtYUEDw dvkW99ehnQBWmcLBsBAomy5HTiyyD9wjdGSz4FHfKPw1i6tOiQIgRwqgqV5OsMzUCpre Ampr++hyuYQtri1XE2xFcHDHxIcI8cCzYXyCUZIfdet1vOZe0vQV1m7uW8xdDDYJLat+ DUTva1xh5USK6QOVK9FNj3V6FvhImVsxv8BeJAOgw+R5OzzRPUN82YAuo8e83DlOIea2 RPIg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1724693485; x=1725298285; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=T6d3SxVVUntGvoi8mj5sPmGncnkMXFV/48WyNCD8DSU=; b=iqiJRCk/hRuBQAeCWSadHujG++IuiibASE93+YmoHCKjGEgFgIIFZPgco3RGq0TMvn hXRcXhcoiLE39CED4F5uRCQECocV15O3McdrXLE9pEyD5wcWNV81zLtndJWPpclyaKR5 B0qLpEfZkM8iw+y0Hi0IbXYcJ0VEqw5brEZ8RDAdbgEUueCnFoOKI5LG+oLEnLbAiDsQ MStqVKg6GfGdWpvsmgUv0cO69pErwp2Zf9IXfX3ofUfDC9yilecrGOLxOWg9XH3qSyqK DNG5dV0iU/J4oK4XNIj5+fgMpbYnkOep1Kyi32DhOXrOTCjqk4UTWggjLfGeVggRkB6W mP+Q== X-Forwarded-Encrypted: i=1; AJvYcCVh9qCg1Ad7ISxdJITFrGFTljuD3topFdMzt07u+JidhYrM9vghbrKplzz8Uap8AHRIF1SrAyZNsCoZmLw=@vger.kernel.org X-Gm-Message-State: AOJu0YzQteR6eCkDH59D22HPJTwCHbxfhoIIbOcS5ce1tTMRi3r72lxG 12CJ9K1Ni9Dy/HOSUhAMZ/kY85WufnxJ4ZDOJlZ7iYGmxbI+0UNb0a7+g684l80= X-Google-Smtp-Source: AGHT+IHiI9MK7LwJswgkZ/FL0mpPIWeqZWfzXau9hCH4FnmMjNmUY2ZaDEh3Ipy7eVyECcjBOCqahA== X-Received: by 2002:a17:907:940b:b0:a86:8368:860a with SMTP id a640c23a62f3a-a86e3a4b1d1mr13656666b.35.1724693484699; Mon, 26 Aug 2024 10:31:24 -0700 (PDT) Received: from claudiu-X670E-Pro-RS.. ([82.78.167.144]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a86e548781csm446566b.28.2024.08.26.10.31.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 26 Aug 2024 10:31:24 -0700 (PDT) From: Claudiu Beznea To: nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, mturquette@baylibre.com, sboyd@kernel.org Cc: linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, Claudiu Beznea Subject: [PATCH 2/3] clk: at91: sckc: Use SCKC_{TD, MD}_SLCK IDs for clk32k clocks Date: Mon, 26 Aug 2024 20:31:15 +0300 Message-Id: <20240826173116.3628337-3-claudiu.beznea@tuxon.dev> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240826173116.3628337-1-claudiu.beznea@tuxon.dev> References: <20240826173116.3628337-1-claudiu.beznea@tuxon.dev> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Use the newly introduced macros instead of raw numbers. With this the code is a bit easier to understand. Signed-off-by: Claudiu Beznea Reviewed-by: Alexander Dahl --- drivers/clk/at91/sckc.c | 24 +++++++++++++----------- 1 file changed, 13 insertions(+), 11 deletions(-) diff --git a/drivers/clk/at91/sckc.c b/drivers/clk/at91/sckc.c index 7741d8f3dbee..021d1b412af4 100644 --- a/drivers/clk/at91/sckc.c +++ b/drivers/clk/at91/sckc.c @@ -12,6 +12,8 @@ #include #include =20 +#include + #define SLOW_CLOCK_FREQ 32768 #define SLOWCK_SW_CYCLES 5 #define SLOWCK_SW_TIME_USEC ((SLOWCK_SW_CYCLES * USEC_PER_SEC) / \ @@ -470,7 +472,7 @@ static void __init of_sam9x60_sckc_setup(struct device_= node *np) { void __iomem *regbase =3D of_iomap(np, 0); struct clk_hw_onecell_data *clk_data; - struct clk_hw *slow_rc, *slow_osc; + struct clk_hw *slow_rc, *slow_osc, *hw; const char *xtal_name; const struct clk_hw *parent_hws[2]; static struct clk_parent_data parent_data =3D { @@ -506,19 +508,19 @@ static void __init of_sam9x60_sckc_setup(struct devic= e_node *np) =20 /* MD_SLCK and TD_SLCK. */ clk_data->num =3D 2; - clk_data->hws[0] =3D clk_hw_register_fixed_rate_parent_hw(NULL, "md_slck", - slow_rc, - 0, 32768); - if (IS_ERR(clk_data->hws[0])) + hw =3D clk_hw_register_fixed_rate_parent_hw(NULL, "md_slck", slow_rc, + 0, 32768); + if (IS_ERR(hw)) goto clk_data_free; + clk_data->hws[SCKC_MD_SLCK] =3D hw; =20 parent_hws[0] =3D slow_rc; parent_hws[1] =3D slow_osc; - clk_data->hws[1] =3D at91_clk_register_sam9x5_slow(regbase, "td_slck", - parent_hws, 2, - &at91sam9x60_bits); - if (IS_ERR(clk_data->hws[1])) + hw =3D at91_clk_register_sam9x5_slow(regbase, "td_slck", parent_hws, + 2, &at91sam9x60_bits); + if (IS_ERR(hw)) goto unregister_md_slck; + clk_data->hws[SCKC_TD_SLCK] =3D hw; =20 ret =3D of_clk_add_hw_provider(np, of_clk_hw_onecell_get, clk_data); if (WARN_ON(ret)) @@ -527,9 +529,9 @@ static void __init of_sam9x60_sckc_setup(struct device_= node *np) return; =20 unregister_td_slck: - at91_clk_unregister_sam9x5_slow(clk_data->hws[1]); + at91_clk_unregister_sam9x5_slow(clk_data->hws[SCKC_TD_SLCK]); unregister_md_slck: - clk_hw_unregister(clk_data->hws[0]); + clk_hw_unregister(clk_data->hws[SCKC_MD_SLCK]); clk_data_free: kfree(clk_data); unregister_slow_osc: --=20 2.39.2 From nobody Fri Dec 19 13:49:44 2025 Received: from mail-lf1-f41.google.com (mail-lf1-f41.google.com [209.85.167.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D9BCE19923A for ; Mon, 26 Aug 2024 17:31:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724693490; cv=none; b=Q6Ax9vqwYg+Z2uAwH8qOZ8EEonOum3Wz8BAFN0tXsc/JidXUQUzPQ406ewiPPrz27emCUoUZ7M2foLuuRmJ6BgqU7jc2jIAV56inyPGDor45v36H0TrhyMo6TZj7Jc7scjMLxoqgghZTgL/S0H8Ov3yQDBSlnTkDW56KCbVgbOU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724693490; c=relaxed/simple; bh=0dBxXMZA/aM1vT5tilEszeGIyh1nA8wtXz0deuhmGMo=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=m3zHeE/+gIpQzF7WYAZrNDxfvN2UhATkrkqf1WbC3Jwgi3cj3iw/cpC5Et5Lz4V776Iwh2H5SD6es/9UGM+9e2FeoITr6hFPieFl5SbNbt3ObniU/ZVhOp3z/TNJXcsQjw29u6byW4AZciN7UN1tiif2KDZbYV/R2f2qS/QmrF0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=AIKAxsOt; arc=none smtp.client-ip=209.85.167.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="AIKAxsOt" Received: by mail-lf1-f41.google.com with SMTP id 2adb3069b0e04-5333b2fbedaso7688155e87.0 for ; Mon, 26 Aug 2024 10:31:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1724693487; x=1725298287; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=T370sUu57dJFmbuCp0n0YvqcvgntixC3zniQ7Z2kajQ=; b=AIKAxsOtAPBdu3FMRztjMS3nBDnh0rn2jISHsCXqXONknU2JFOvn0mnVZvwDaWLU/F L8PzJDSmqoLmjIYarY8wx/L60uZTv6K5dDBNCeb+xsLhhOxS6rMMRmF++E6bcPT1HXdR /zBb0af5RlYNMNDu2c/GbjCbUvlnwxCviUAbXllu5y024wq9t4dHKoeJlIdiD0d4ymV+ 0Db7yNczfayOWUJF5xOi+nAzhe1yGASivHzr5jO9Zt1EZd3azVz/j8xCn0cfNU7zGk20 QYKj44knzRtj76nfMyUhox9QFH8CC1vz+zM+RPxtRiXiWHdj1xGnKUZ327hgU/GDQkEs HFpA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1724693487; x=1725298287; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=T370sUu57dJFmbuCp0n0YvqcvgntixC3zniQ7Z2kajQ=; b=t+WuBfXNpBKHFG6HS6VFAkMLWkQefAMEA111hZiPCmoqv+5pKV7y9dLqEddXMrnfVP 2g0fAc8dspMGXtlv9659GAv8N6rIiqYj9gNHJjGKu4CgAIoXij7ix8B1C1bCw6BepRik Y4e1lPJmpwhLCuFPtJ85+VB7gsaFV1tWHe8SYhNWrUAqbXTCYM3Chjq/i5TsscFMOWlH h9G1CfYqQ8kmX9CBSdOnlRy2UVq0Z/Q112r6vMJw1c6xGNjVZRevKsMdW4hreDZo+Gua ljEENakJNEG2W2ow6lieBR7hStGG6l72LMxOl9fRwUTMAejxK4LAWkoTfSnkMOkmhS/+ DbKA== X-Forwarded-Encrypted: i=1; AJvYcCXErzM61/S5oZYoPmNufrSVadNypGTDItUZuIUpIuttxxdSrbj7xRbumFnMbZ5Hl9BGaI2L89Y1H1+jUso=@vger.kernel.org X-Gm-Message-State: AOJu0YxwLaHkNf2pwxMgeNqv6jRhabBNw8tv0hmARE6eBTV2jgpo03rX hEWfq9acm8y05i6wGEPCS+OizOC3XNZAUO0TEvDDARO1J3Dza4aeMDW2LY/Ixrc= X-Google-Smtp-Source: AGHT+IHl5ECdva99iS8MGwyQOyjCeOAz2cu6VPsZOx2yoj1QvjX+04dStE1ffy8Es6Mq3ecn4kJkDQ== X-Received: by 2002:a05:6512:2210:b0:52d:582e:4117 with SMTP id 2adb3069b0e04-5344e4fd009mr59543e87.54.1724693486663; Mon, 26 Aug 2024 10:31:26 -0700 (PDT) Received: from claudiu-X670E-Pro-RS.. ([82.78.167.144]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a86e548781csm446566b.28.2024.08.26.10.31.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 26 Aug 2024 10:31:26 -0700 (PDT) From: Claudiu Beznea To: nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, mturquette@baylibre.com, sboyd@kernel.org Cc: linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, Claudiu Beznea Subject: [PATCH 3/3] ARM: dts: microchip: Use SCKC_{TD, MD}_SLCK IDs for clk32k clocks Date: Mon, 26 Aug 2024 20:31:16 +0300 Message-Id: <20240826173116.3628337-4-claudiu.beznea@tuxon.dev> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240826173116.3628337-1-claudiu.beznea@tuxon.dev> References: <20240826173116.3628337-1-claudiu.beznea@tuxon.dev> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Use the newly introduced macros instead of raw number. With this device tree code is a bit easier to understand. Signed-off-by: Claudiu Beznea --- arch/arm/boot/dts/microchip/sam9x60.dtsi | 18 +++++++++--------- arch/arm/boot/dts/microchip/sama7g5.dtsi | 16 ++++++++-------- 2 files changed, 17 insertions(+), 17 deletions(-) diff --git a/arch/arm/boot/dts/microchip/sam9x60.dtsi b/arch/arm/boot/dts/m= icrochip/sam9x60.dtsi index 04a6d716ecaf..eeda277e684f 100644 --- a/arch/arm/boot/dts/microchip/sam9x60.dtsi +++ b/arch/arm/boot/dts/microchip/sam9x60.dtsi @@ -560,7 +560,7 @@ tcb0: timer@f8008000 { #size-cells =3D <0>; reg =3D <0xf8008000 0x100>; interrupts =3D <17 IRQ_TYPE_LEVEL_HIGH 0>; - clocks =3D <&pmc PMC_TYPE_PERIPHERAL 17>, <&clk32k 0>; + clocks =3D <&pmc PMC_TYPE_PERIPHERAL 17>, <&clk32k SCKC_MD_SLCK>; clock-names =3D "t0_clk", "slow_clk"; }; =20 @@ -570,7 +570,7 @@ tcb1: timer@f800c000 { #size-cells =3D <0>; reg =3D <0xf800c000 0x100>; interrupts =3D <45 IRQ_TYPE_LEVEL_HIGH 0>; - clocks =3D <&pmc PMC_TYPE_PERIPHERAL 45>, <&clk32k 0>; + clocks =3D <&pmc PMC_TYPE_PERIPHERAL 45>, <&clk32k SCKC_MD_SLCK>; clock-names =3D "t0_clk", "slow_clk"; }; =20 @@ -1038,7 +1038,7 @@ hlcdc: hlcdc@f8038000 { compatible =3D "microchip,sam9x60-hlcdc"; reg =3D <0xf8038000 0x4000>; interrupts =3D <25 IRQ_TYPE_LEVEL_HIGH 0>; - clocks =3D <&pmc PMC_TYPE_PERIPHERAL 25>, <&pmc PMC_TYPE_GCK 25>, <&cl= k32k 1>; + clocks =3D <&pmc PMC_TYPE_PERIPHERAL 25>, <&pmc PMC_TYPE_GCK 25>, <&cl= k32k SCKC_TD_SLCK>; clock-names =3D "periph_clk","sys_clk", "slow_clk"; assigned-clocks =3D <&pmc PMC_TYPE_GCK 25>; assigned-clock-parents =3D <&pmc PMC_TYPE_CORE PMC_MCK>; @@ -1313,20 +1313,20 @@ pmc: clock-controller@fffffc00 { reg =3D <0xfffffc00 0x200>; interrupts =3D <1 IRQ_TYPE_LEVEL_HIGH 7>; #clock-cells =3D <2>; - clocks =3D <&clk32k 1>, <&clk32k 0>, <&main_xtal>; + clocks =3D <&clk32k SCKC_TD_SLCK>, <&clk32k SCKC_MD_SLCK>, <&main_xtal= >; clock-names =3D "td_slck", "md_slck", "main_xtal"; }; =20 reset_controller: reset-controller@fffffe00 { compatible =3D "microchip,sam9x60-rstc"; reg =3D <0xfffffe00 0x10>; - clocks =3D <&clk32k 0>; + clocks =3D <&clk32k SCKC_MD_SLCK>; }; =20 shutdown_controller: poweroff@fffffe10 { compatible =3D "microchip,sam9x60-shdwc"; reg =3D <0xfffffe10 0x10>; - clocks =3D <&clk32k 0>; + clocks =3D <&clk32k SCKC_MD_SLCK>; #address-cells =3D <1>; #size-cells =3D <0>; atmel,wakeup-rtc-timer; @@ -1338,7 +1338,7 @@ rtt: rtc@fffffe20 { compatible =3D "microchip,sam9x60-rtt", "atmel,at91sam9260-rtt"; reg =3D <0xfffffe20 0x20>; interrupts =3D <1 IRQ_TYPE_LEVEL_HIGH 7>; - clocks =3D <&clk32k 1>; + clocks =3D <&clk32k SCKC_TD_SLCK>; }; =20 pit: timer@fffffe40 { @@ -1364,14 +1364,14 @@ rtc: rtc@fffffea8 { compatible =3D "microchip,sam9x60-rtc", "atmel,at91sam9x5-rtc"; reg =3D <0xfffffea8 0x100>; interrupts =3D <1 IRQ_TYPE_LEVEL_HIGH 7>; - clocks =3D <&clk32k 1>; + clocks =3D <&clk32k SCKC_TD_SLCK>; }; =20 watchdog: watchdog@ffffff80 { compatible =3D "microchip,sam9x60-wdt"; reg =3D <0xffffff80 0x24>; interrupts =3D <1 IRQ_TYPE_LEVEL_HIGH 7>; - clocks =3D <&clk32k 0>; + clocks =3D <&clk32k SCKC_MD_SLCK>; status =3D "disabled"; }; }; diff --git a/arch/arm/boot/dts/microchip/sama7g5.dtsi b/arch/arm/boot/dts/m= icrochip/sama7g5.dtsi index 17bcdcf0cf4a..2efca9838d69 100644 --- a/arch/arm/boot/dts/microchip/sama7g5.dtsi +++ b/arch/arm/boot/dts/microchip/sama7g5.dtsi @@ -246,7 +246,7 @@ pmc: clock-controller@e0018000 { reg =3D <0xe0018000 0x200>; interrupts =3D ; #clock-cells =3D <2>; - clocks =3D <&clk32k 1>, <&clk32k 0>, <&main_xtal>; + clocks =3D <&clk32k SCKC_TD_SLCK>, <&clk32k SCKC_MD_SLCK>, <&main_xtal>; clock-names =3D "td_slck", "md_slck", "main_xtal"; }; =20 @@ -254,13 +254,13 @@ reset_controller: reset-controller@e001d000 { compatible =3D "microchip,sama7g5-rstc"; reg =3D <0xe001d000 0xc>, <0xe001d0e4 0x4>; #reset-cells =3D <1>; - clocks =3D <&clk32k 0>; + clocks =3D <&clk32k SCKC_MD_SLCK>; }; =20 shdwc: poweroff@e001d010 { compatible =3D "microchip,sama7g5-shdwc", "syscon"; reg =3D <0xe001d010 0x10>; - clocks =3D <&clk32k 0>; + clocks =3D <&clk32k SCKC_MD_SLCK>; #address-cells =3D <1>; #size-cells =3D <0>; atmel,wakeup-rtc-timer; @@ -272,7 +272,7 @@ rtt: rtc@e001d020 { compatible =3D "microchip,sama7g5-rtt", "microchip,sam9x60-rtt", "atmel= ,at91sam9260-rtt"; reg =3D <0xe001d020 0x30>; interrupts =3D ; - clocks =3D <&clk32k 1>; + clocks =3D <&clk32k SCKC_TD_SLCK>; }; =20 clk32k: clock-controller@e001d050 { @@ -291,14 +291,14 @@ rtc: rtc@e001d0a8 { compatible =3D "microchip,sama7g5-rtc", "microchip,sam9x60-rtc"; reg =3D <0xe001d0a8 0x30>; interrupts =3D ; - clocks =3D <&clk32k 1>; + clocks =3D <&clk32k SCKC_TD_SLCK>; }; =20 ps_wdt: watchdog@e001d180 { compatible =3D "microchip,sama7g5-wdt"; reg =3D <0xe001d180 0x24>; interrupts =3D ; - clocks =3D <&clk32k 0>; + clocks =3D <&clk32k SCKC_MD_SLCK>; }; =20 chipid@e0020000 { @@ -312,7 +312,7 @@ tcb1: timer@e0800000 { #size-cells =3D <0>; reg =3D <0xe0800000 0x100>; interrupts =3D , , ; - clocks =3D <&pmc PMC_TYPE_PERIPHERAL 91>, <&pmc PMC_TYPE_PERIPHERAL 92>= , <&pmc PMC_TYPE_PERIPHERAL 93>, <&clk32k 1>; + clocks =3D <&pmc PMC_TYPE_PERIPHERAL 91>, <&pmc PMC_TYPE_PERIPHERAL 92>= , <&pmc PMC_TYPE_PERIPHERAL 93>, <&clk32k SCKC_TD_SLCK>; clock-names =3D "t0_clk", "t1_clk", "t2_clk", "slow_clk"; }; =20 @@ -906,7 +906,7 @@ tcb0: timer@e2814000 { #size-cells =3D <0>; reg =3D <0xe2814000 0x100>; interrupts =3D , , ; - clocks =3D <&pmc PMC_TYPE_PERIPHERAL 88>, <&pmc PMC_TYPE_PERIPHERAL 89>= , <&pmc PMC_TYPE_PERIPHERAL 90>, <&clk32k 1>; + clocks =3D <&pmc PMC_TYPE_PERIPHERAL 88>, <&pmc PMC_TYPE_PERIPHERAL 89>= , <&pmc PMC_TYPE_PERIPHERAL 90>, <&clk32k SCKC_TD_SLCK>; clock-names =3D "t0_clk", "t1_clk", "t2_clk", "slow_clk"; }; =20 --=20 2.39.2