From nobody Fri Dec 19 13:49:40 2025 Received: from lelv0143.ext.ti.com (lelv0143.ext.ti.com [198.47.23.248]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5008A19A29A; Mon, 26 Aug 2024 17:22:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.23.248 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724692950; cv=none; b=D1llX1D5bcSeZ58tsUXzAAh0/f/AKcH9QwUVfg7Evz5AANHUzsxjcDWTTsgYWb9OhPvgJapRoOLBGcBOGboR21kgL+5YVyvm17iwjOyCi4tAz8FZUKq1Q1r58NxcTGMiyQxAeo1CgZCVcqqfk3hEckPa7BM+skMIK1niA0lhFBc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724692950; c=relaxed/simple; bh=/EX+DTBukK08UXUkfiuLtOXmX5lBgrF3Wye1Fu8yH+s=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=HAqlyARSOkLXYIsSxROilsf9VQtJsQouu6ywgiMDsl0OaETj/fFcuasbSRwiqv18qs8J0J5GynWUoioGlXtnRrxPGkl4H8MYCPbZUWcmJUgnXKrT9eCeJbUugOVIZZjQJZFm+SM18lVHCqW8GyeZolEGWAuT4P0hA5Yj0HLkc+E= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=KSl4i+Uc; arc=none smtp.client-ip=198.47.23.248 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="KSl4i+Uc" Received: from lelv0265.itg.ti.com ([10.180.67.224]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 47QHMDsi043313; Mon, 26 Aug 2024 12:22:13 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1724692933; bh=s2NkAK2yemYu1rD4206DDlacMKRE1szxSzrgiWygayM=; h=From:Date:Subject:References:In-Reply-To:To:CC; b=KSl4i+Ucw2EKsZaspvGi84LRwyHahBXUyATNXXFSpE2/mD+D+qYciol3JTweC5Veb VcxlcSlD/prk078pFBFhsxwZMdQuI6G99dOyHZF8Z1qmX5LzMR3BJdVPKXsiC7itLd q8sW3uzkb3sbtVCtHdJ6GqdmkslhPA0gorO8xaHo= Received: from DFLE107.ent.ti.com (dfle107.ent.ti.com [10.64.6.28]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 47QHMDDI026480 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 26 Aug 2024 12:22:13 -0500 Received: from DFLE102.ent.ti.com (10.64.6.23) by DFLE107.ent.ti.com (10.64.6.28) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Mon, 26 Aug 2024 12:22:11 -0500 Received: from lelvsmtp5.itg.ti.com (10.180.75.250) by DFLE102.ent.ti.com (10.64.6.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Mon, 26 Aug 2024 12:22:11 -0500 Received: from localhost (bb.dhcp.ti.com [128.247.81.12]) by lelvsmtp5.itg.ti.com (8.15.2/8.15.2) with ESMTP id 47QHMBvb123209; Mon, 26 Aug 2024 12:22:11 -0500 From: Bryan Brattlof Date: Mon, 26 Aug 2024 12:22:07 -0500 Subject: [PATCH v3 1/4] arm64: dts: ti: k3-am62a: add opp frequencies Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20240826-opp-v3-1-0934f8309e13@ti.com> References: <20240826-opp-v3-0-0934f8309e13@ti.com> In-Reply-To: <20240826-opp-v3-0-0934f8309e13@ti.com> To: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: , , , Bryan Brattlof X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=3672; i=bb@ti.com; h=from:subject:message-id; bh=/EX+DTBukK08UXUkfiuLtOXmX5lBgrF3Wye1Fu8yH+s=; b=owNCWmg5MUFZJlNZDbLrxwAAZv///rb7v/U8n0fet/v1d9tnpfry/f3MW273f98u7t7Pv2ewA RsYGKDQGgBo0AGgAAAGQHqA9QDT1NNAAAADQAAPSAD1D1B6Qaaeppp6IH6FDoAABoaaNNBkNDQb U0ZAAbU00B6g9QD1BoDT1AYgPSNqaNqAGag0ZGQZAAaaNCGTIGgNDBNNNDRkBoyaMmEAGQxGRk0 A0yZMmEGTCNAaaYgGQAAGjRpk0AAYN1HHIpPRi6iLk5mSC0VT8DoyzGhLkMFiOcArxqCVdjK3RF tv3wAHnQ4iNO8BerqcM1wzbsdMN5+z0zCAdeMsYC7/lEhIAKJYhzAwEQaLpxO8maE/I/r3Dg9kK ArmOROPCmVrgQhT4rVIR4B95rWBS/wzbPe4Kxxpn93nA4bJPO8WwbPCsVBbNQlCVFHnA3IRrRv2 zJpG9u0D8DF8ghqI5V8Z0olIM3xPcW+m8hlyMG5i4TdBZyG6y+DerIJkSB9shj31zV5JM19dfNK VBI+3uJL2DOi0ErK0MkajHb0w1AK0biwIQXknI8Jn8TgIisZAzQphS0vgXenGrWrP1PMyy6edFG cEohiyzRWCYwOdOUsA2JqH7sb1CrLBbgDBUJ16+H7LpK+HstIRJ7AfwI7YhzQDv2rrqUQYxpqo4 +XPJVf4u5IpwoSAbZdeOA== X-Developer-Key: i=bb@ti.com; a=openpgp; fpr=D3D177E40A38DF4D1853FEEF41B90D5D71D56CE0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 One power management technique available to the Cortex-A53s is their ability to dynamically scale their frequency across the device's Operating Performance Points (OPP) The OPPs available for the Cortex-A53s on the AM62Ax can vary based on the silicon variant used. The SoC variant is encoded into the WKUP_MMR0_WKUP0_CTRL_MMR0_JTAG_USER_ID register which is used to limit to only OPP entries the variant supports. A table of all these variants can be found in it's data sheet[0] for the AM62Ax family. Add the OPP table into the SoC's fdti file along with the syscon node to describe the WKUP_MMR0_WKUP0_CTRL_MMR0_JTAG_USER_ID register to detect the SoC variant. [0] https://www.ti.com/lit/ds/symlink/am62a3.pdf Signed-off-by: Bryan Brattlof --- arch/arm64/boot/dts/ti/k3-am62a-wakeup.dtsi | 5 +++ arch/arm64/boot/dts/ti/k3-am62a7.dtsi | 51 +++++++++++++++++++++++++= ++++ 2 files changed, 56 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-am62a-wakeup.dtsi b/arch/arm64/boot/= dts/ti/k3-am62a-wakeup.dtsi index f5ac101a04dfa..0b1dd5390cd3f 100644 --- a/arch/arm64/boot/dts/ti/k3-am62a-wakeup.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62a-wakeup.dtsi @@ -17,6 +17,11 @@ chipid: chipid@14 { reg =3D <0x14 0x4>; }; =20 + opp_efuse_table: syscon@18 { + compatible =3D "ti,am62-opp-efuse-table", "syscon"; + reg =3D <0x18 0x4>; + }; + cpsw_mac_syscon: ethernet-mac-syscon@200 { compatible =3D "ti,am62p-cpsw-mac-efuse", "syscon"; reg =3D <0x200 0x8>; diff --git a/arch/arm64/boot/dts/ti/k3-am62a7.dtsi b/arch/arm64/boot/dts/ti= /k3-am62a7.dtsi index f86a23404e6dd..6c99221beb6bd 100644 --- a/arch/arm64/boot/dts/ti/k3-am62a7.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62a7.dtsi @@ -48,6 +48,8 @@ cpu0: cpu@0 { d-cache-line-size =3D <64>; d-cache-sets =3D <128>; next-level-cache =3D <&L2_0>; + operating-points-v2 =3D <&a53_opp_table>; + clocks =3D <&k3_clks 135 0>; }; =20 cpu1: cpu@1 { @@ -62,6 +64,8 @@ cpu1: cpu@1 { d-cache-line-size =3D <64>; d-cache-sets =3D <128>; next-level-cache =3D <&L2_0>; + operating-points-v2 =3D <&a53_opp_table>; + clocks =3D <&k3_clks 136 0>; }; =20 cpu2: cpu@2 { @@ -76,6 +80,8 @@ cpu2: cpu@2 { d-cache-line-size =3D <64>; d-cache-sets =3D <128>; next-level-cache =3D <&L2_0>; + operating-points-v2 =3D <&a53_opp_table>; + clocks =3D <&k3_clks 137 0>; }; =20 cpu3: cpu@3 { @@ -90,6 +96,51 @@ cpu3: cpu@3 { d-cache-line-size =3D <64>; d-cache-sets =3D <128>; next-level-cache =3D <&L2_0>; + operating-points-v2 =3D <&a53_opp_table>; + clocks =3D <&k3_clks 138 0>; + }; + }; + + a53_opp_table: opp-table { + compatible =3D "operating-points-v2-ti-cpu"; + opp-shared; + syscon =3D <&opp_efuse_table>; + + opp-200000000 { + opp-hz =3D /bits/ 64 <200000000>; + opp-supported-hw =3D <0x01 0x0007>; + clock-latency-ns =3D <6000000>; + }; + + opp-400000000 { + opp-hz =3D /bits/ 64 <400000000>; + opp-supported-hw =3D <0x01 0x0007>; + clock-latency-ns =3D <6000000>; + }; + + opp-600000000 { + opp-hz =3D /bits/ 64 <600000000>; + opp-supported-hw =3D <0x01 0x0007>; + clock-latency-ns =3D <6000000>; + }; + + opp-800000000 { + opp-hz =3D /bits/ 64 <800000000>; + opp-supported-hw =3D <0x01 0x0007>; + clock-latency-ns =3D <6000000>; + }; + + opp-1000000000 { + opp-hz =3D /bits/ 64 <1000000000>; + opp-supported-hw =3D <0x01 0x0006>; + clock-latency-ns =3D <6000000>; + }; + + opp-1250000000 { + opp-hz =3D /bits/ 64 <1250000000>; + opp-supported-hw =3D <0x01 0x0004>; + clock-latency-ns =3D <6000000>; + opp-suspend; }; }; =20 --=20 2.46.0 From nobody Fri Dec 19 13:49:40 2025 Received: from lelv0142.ext.ti.com (lelv0142.ext.ti.com [198.47.23.249]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 73C9C1990CF; Mon, 26 Aug 2024 17:22:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.23.249 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724692944; cv=none; b=VY6u+hdLDNj4Uj717k95ESvlZ1y2zsaE4p1oA8hdLT6T61uCO8LiEQq5vSTgob9ICigBrWOO0jYMm+gCypQY8WWMp7tlsdZ+3l37mkrkaM79z1Fl2yfVgSRFv5gk3ycFvWbvG5aSzdICQbMPrkAHeGXm3zFqE8sW2bFdaJ6CS9A= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724692944; c=relaxed/simple; bh=55LAEgYpKeVmBYii6puZg1JaRwJFcHtkBlChn6ZuoCA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=q6Za6zZMYpFq/1FRd5hsmntK5uv1qeDxUvmzCZbgYPCPTlgW3lViTkRkYB8TEfiA881ACQlR6/sfVLK5ZRoFZ7Hi7mFqk9me0l44SqfteYC/cOD5n0QXnDTKP850tMk4gSiNpEPLgbrBAmA+pLWmLXtOLANp5JUVFiUp+criuxk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=xD7iYwVL; arc=none smtp.client-ip=198.47.23.249 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="xD7iYwVL" Received: from fllv0035.itg.ti.com ([10.64.41.0]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 47QHMBCr069748; Mon, 26 Aug 2024 12:22:11 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1724692931; bh=qp02StfyHCxLtQVSInZ0qiOP+VS0thMZCKNak3f8ISs=; h=From:Date:Subject:References:In-Reply-To:To:CC; b=xD7iYwVLM1tmGQLdo3QoFV7kXaY9fugdIV69S1m904Gp3ELyMx1IwFTtAzeuLmrSd DY4m1KC7pF3epjYrripQ5/cOG/qy9hbZcrh83gnTovumyt5pflNSEzt/8PXdGlrt2t vmlS7bPVw8wuORBCH8WyoPlNF2t77blJ855OTIaU= Received: from DFLE108.ent.ti.com (dfle108.ent.ti.com [10.64.6.29]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 47QHMBiJ007848 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 26 Aug 2024 12:22:11 -0500 Received: from DFLE101.ent.ti.com (10.64.6.22) by DFLE108.ent.ti.com (10.64.6.29) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Mon, 26 Aug 2024 12:22:11 -0500 Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DFLE101.ent.ti.com (10.64.6.22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Mon, 26 Aug 2024 12:22:11 -0500 Received: from localhost (bb.dhcp.ti.com [128.247.81.12]) by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 47QHMBc3123045; Mon, 26 Aug 2024 12:22:11 -0500 From: Bryan Brattlof Date: Mon, 26 Aug 2024 12:22:08 -0500 Subject: [PATCH v3 2/4] arm64: dts: ti: k3-am62a7-sk: add 1.4ghz opp entry Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20240826-opp-v3-2-0934f8309e13@ti.com> References: <20240826-opp-v3-0-0934f8309e13@ti.com> In-Reply-To: <20240826-opp-v3-0-0934f8309e13@ti.com> To: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: , , , Bryan Brattlof X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=1079; i=bb@ti.com; h=from:subject:message-id; bh=55LAEgYpKeVmBYii6puZg1JaRwJFcHtkBlChn6ZuoCA=; b=owNCWmg5MUFZJlNZd0PjZQAAYn////97nnt8z83hvbm3sbln3X//yr5c3O+v9y/s9f/rn/WwA RszRD1NGgGhoBoaAAD1AGjJoAAAANAAAaAANB6Q0ZPUaBo9QDQGnqaPU00eZKINMgyDQMg0Mg00 GQNMIGmTTCAyABkZAaGg0AMmQek0aaZA0B6jQMmBMjIaCpRtJkaPU0yMgGmmTJoAMgGjQ0ZNNGh oDIAeoNNBiBoA0BkZNA0aABoNABiAYbIo/89RijxRpKAJmBiaTMDBUcil+Z7hEz4YkBK25QmS10 8+zVivuqfvCEm9z2tjJ+TDxTfHQ1qY58Z1YgPgAhXQAe6K8pPz2RMSzpCKjjXgqh7WjbBhyic8P cMuYs2S6mScOxUDtXA3nMe6yH9xSoNHP2s0eaZc4RaAUBT6EJXBcmg72D35w441dHWjVtlKWtVe MdhYRmgryVfkOeQlVyyCYqtN86LEx7FzoE+Dh5rIk0DnzpOBwHW9K6R9V7R7ee0d1ZcXlvQvA3j GXQ5ZUawRCa9WBmdIZZnF7nla/QAWlGdAadgExWHaLYHQ64ooCOhUZNzVvPrMM+ImiDzXjfYhYQ foz5gotv5BbdlBapoZETvwdh3fLLSIAIYkvmdB/FbP6ECa3YGlioJpaGSOUaE+jCpRhGNEbX8xM nORYUFQb/i7kinChIO6Hxso X-Developer-Key: i=bb@ti.com; a=openpgp; fpr=D3D177E40A38DF4D1853FEEF41B90D5D71D56CE0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 The AM62Ax reference board is capable of supplying 0v85 to the VDD_CORE which allows the Cortex-A53s to operate at 1.4GHz according to chapter 7.5 of the SoC's data sheet[0]. Append the 1.4Ghz entry to the OPP table to enable this OPP [0] https://www.ti.com/lit/ds/symlink/am62a3.pdf Signed-off-by: Bryan Brattlof --- arch/arm64/boot/dts/ti/k3-am62a7-sk.dts | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts b/arch/arm64/boot/dts/= ti/k3-am62a7-sk.dts index 67faf46d7a35a..a6f0d87a50d8a 100644 --- a/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts +++ b/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts @@ -68,6 +68,15 @@ wkup_r5fss0_core0_memory_region: r5f-dma-memory@9c900000= { }; }; =20 + opp-table { + /* Requires VDD_CORE at 0v85 */ + opp-1400000000 { + opp-hz =3D /bits/ 64 <1400000000>; + opp-supported-hw =3D <0x01 0x0004>; + clock-latency-ns =3D <6000000>; + }; + }; + vmain_pd: regulator-0 { /* TPS25750 PD CONTROLLER OUTPUT */ compatible =3D "regulator-fixed"; --=20 2.46.0 From nobody Fri Dec 19 13:49:40 2025 Received: from fllv0016.ext.ti.com (fllv0016.ext.ti.com [198.47.19.142]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8B5EE64A; Mon, 26 Aug 2024 17:22:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.19.142 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724692942; cv=none; b=KHSFA+lxqIIAtns9X/R63+Pvlhk7OF/zvmhZ1uBDOFofYgeWEplQDfYk3xJHHPEaeTzuE60mduhqECJ/+8qV5KkcrkQJLEpCqlL7Lhdpvzt8U/k+oCJXmxaN7QR2lw7glDa0EgxSelhA4f0fhLiBbN0mtQ0lK04HlRHcnzMVdsQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724692942; c=relaxed/simple; bh=+t2QsUzWlxD2p+UigAU7JUTDwR8Z1hz/lp225aXq0a8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=ogPFwv7szdYbP01aGA86Q+KU+bacNIZkrWQtWWgVvdQhLf3LF0h8JALqRh70a9u8ddqvEpbQ6l/F3fcUxR7aCx7DVTayt9QtJsWEk752EOL/9IG8n2RsD1twpMMToqn9VrvWaNv6A/ywf6zFoUZNh8MsgEyqAPno+sMCSm3oeds= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=CNhLNeM6; arc=none smtp.client-ip=198.47.19.142 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="CNhLNeM6" Received: from lelv0265.itg.ti.com ([10.180.67.224]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 47QHMB7d094910; Mon, 26 Aug 2024 12:22:11 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1724692931; bh=kNuTm8lAOHO3C+44VM0mLOGP+MoYxyo02eLcYTQ76j0=; h=From:Date:Subject:References:In-Reply-To:To:CC; b=CNhLNeM65ksL1uTNcx12EG/lSv1ghYq1aJZrWIixdgwnLdd2S/enULabt3Bn1Pou2 /iY0w3YlwY7RWiMOqxBnFUy+Y3crocy8XuBedkZ8QbPTmw48QjqrT6V+EwULqDFyR1 TFLdhrth2ovwYKllc/mCYqwQWxBdd/3cr1Md4zxw= Received: from DFLE108.ent.ti.com (dfle108.ent.ti.com [10.64.6.29]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 47QHMB7k026465 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 26 Aug 2024 12:22:11 -0500 Received: from DFLE109.ent.ti.com (10.64.6.30) by DFLE108.ent.ti.com (10.64.6.29) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Mon, 26 Aug 2024 12:22:11 -0500 Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DFLE109.ent.ti.com (10.64.6.30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Mon, 26 Aug 2024 12:22:11 -0500 Received: from localhost (bb.dhcp.ti.com [128.247.81.12]) by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 47QHMBrb123048; Mon, 26 Aug 2024 12:22:11 -0500 From: Bryan Brattlof Date: Mon, 26 Aug 2024 12:22:09 -0500 Subject: [PATCH v3 3/4] arm64: dts: ti: k3-am62p: add opp frequencies Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20240826-opp-v3-3-0934f8309e13@ti.com> References: <20240826-opp-v3-0-0934f8309e13@ti.com> In-Reply-To: <20240826-opp-v3-0-0934f8309e13@ti.com> To: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: , , , Bryan Brattlof X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=3884; i=bb@ti.com; h=from:subject:message-id; bh=+t2QsUzWlxD2p+UigAU7JUTDwR8Z1hz/lp225aXq0a8=; b=owNCWmg5MUFZJlNZUhgbKgAAav///7/7/+f/rTbtn5+r2Wcz1d/+xR9tf9/9/w/8qvb83d+wA RmYjNUAGgAAaAAAA0NGgDQ0ABoNAAAyAANANAAyAaGmh6Q9QyDYTU8UQANNDRkMmg0A0GTTJkGm gaGhoAA00MmEDQAaD1GmmmQaGQ9QaDQ0PIjQ0BiBoODKZPUDIeoaNAyBhA9TENAaDTQAYQGmgB6 hoA0eoMgANNGjQ0DQNAAANAAANcKiBEWCgoC3hFu2GGgWdFGeCPIxO6VLNBjD4OBZqw2w/AWwc6 vZHcU4n62ITgMMCPbS2VSCxkUXEDRMvtJtU2WZ9OpgwSR7yd/eNo3V7iFzq0XvediFUQBjiSHnR mX4LViGB4kBbJhj3gHGvkD0+o8EacbX4hP+ETK/Isysp3F8QSqiqfvQzK/G4rjoD2QE6sB2NWqQ 0dDWjC8Ys1N3F18c9e7g9ROMFQIVy+hH2KnDAhg8jhmFWur5BYApKOmIXoXj3MHOK5ygUUV4n/a Oe7/FapxNUSndCwTsq0jqTiHZDC/tbLPpiFvnDDBBniyYJOskUowbz1BLBL+4b7Y6aC+AnJAUiF EMJYAL/F5uyrAPTr5GpAlRisxAxaoMDE72h1AuXCsPQwk2VfSfgZCoiiibs+YDe2+tt/KNjezUa 3/F3JFOFCQUhgbKgA== X-Developer-Key: i=bb@ti.com; a=openpgp; fpr=D3D177E40A38DF4D1853FEEF41B90D5D71D56CE0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 One power management technique available to the Cortex-A53s is their ability to dynamically scale their frequency across the device's Operating Performance Points (OPP) The OPPs available for the Cortex-A53s on the AM62Px can vary based on the silicon variant used. The SoC variant is encoded into the WKUP_MMR0_WKUP0_CTRL_MMR0_JTAG_USER_ID register which is used to limit the OPP entries the SoC supports. A table of all these variants can be found in its data sheet[0] for the AM62Px processor family. Add the OPP table into the SoC's fdti file along with the syscon node to describe the WKUP_MMR0_WKUP0_CTRL_MMR0_JTAG_USER_ID register to detect the SoC variant. [0] https://www.ti.com/lit/ds/symlink/am62p-q1.pdf Signed-off-by: Bryan Brattlof --- Changes from v2: - Miscellaneous spelling fixes in commit body - Link: https://lore.kernel.org/r/20240823-opp-v2-0-e2f67b37c299@ti.com --- .../boot/dts/ti/k3-am62p-j722s-common-wakeup.dtsi | 5 +++ arch/arm64/boot/dts/ti/k3-am62p5.dtsi | 47 ++++++++++++++++++= ++++ 2 files changed, 52 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-am62p-j722s-common-wakeup.dtsi b/arc= h/arm64/boot/dts/ti/k3-am62p-j722s-common-wakeup.dtsi index 315d0092e7366..6f32135f00a55 100644 --- a/arch/arm64/boot/dts/ti/k3-am62p-j722s-common-wakeup.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62p-j722s-common-wakeup.dtsi @@ -20,6 +20,11 @@ chipid: chipid@14 { bootph-all; }; =20 + opp_efuse_table: syscon@18 { + compatible =3D "ti,am62-opp-efuse-table", "syscon"; + reg =3D <0x18 0x4>; + }; + cpsw_mac_syscon: ethernet-mac-syscon@200 { compatible =3D "ti,am62p-cpsw-mac-efuse", "syscon"; reg =3D <0x200 0x8>; diff --git a/arch/arm64/boot/dts/ti/k3-am62p5.dtsi b/arch/arm64/boot/dts/ti= /k3-am62p5.dtsi index 41f479dca4555..140587d02e88e 100644 --- a/arch/arm64/boot/dts/ti/k3-am62p5.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62p5.dtsi @@ -47,6 +47,7 @@ cpu0: cpu@0 { d-cache-line-size =3D <64>; d-cache-sets =3D <128>; next-level-cache =3D <&l2_0>; + operating-points-v2 =3D <&a53_opp_table>; clocks =3D <&k3_clks 135 0>; }; =20 @@ -62,6 +63,7 @@ cpu1: cpu@1 { d-cache-line-size =3D <64>; d-cache-sets =3D <128>; next-level-cache =3D <&l2_0>; + operating-points-v2 =3D <&a53_opp_table>; clocks =3D <&k3_clks 136 0>; }; =20 @@ -77,6 +79,7 @@ cpu2: cpu@2 { d-cache-line-size =3D <64>; d-cache-sets =3D <128>; next-level-cache =3D <&l2_0>; + operating-points-v2 =3D <&a53_opp_table>; clocks =3D <&k3_clks 137 0>; }; =20 @@ -92,10 +95,54 @@ cpu3: cpu@3 { d-cache-line-size =3D <64>; d-cache-sets =3D <128>; next-level-cache =3D <&l2_0>; + operating-points-v2 =3D <&a53_opp_table>; clocks =3D <&k3_clks 138 0>; }; }; =20 + a53_opp_table: opp-table { + compatible =3D "operating-points-v2-ti-cpu"; + opp-shared; + syscon =3D <&opp_efuse_table>; + + opp-200000000 { + opp-hz =3D /bits/ 64 <200000000>; + opp-supported-hw =3D <0x01 0x0007>; + clock-latency-ns =3D <6000000>; + }; + + opp-400000000 { + opp-hz =3D /bits/ 64 <400000000>; + opp-supported-hw =3D <0x01 0x0007>; + clock-latency-ns =3D <6000000>; + }; + + opp-600000000 { + opp-hz =3D /bits/ 64 <600000000>; + opp-supported-hw =3D <0x01 0x0007>; + clock-latency-ns =3D <6000000>; + }; + + opp-800000000 { + opp-hz =3D /bits/ 64 <800000000>; + opp-supported-hw =3D <0x01 0x0007>; + clock-latency-ns =3D <6000000>; + }; + + opp-1000000000 { + opp-hz =3D /bits/ 64 <1000000000>; + opp-supported-hw =3D <0x01 0x0006>; + clock-latency-ns =3D <6000000>; + }; + + opp-1250000000 { + opp-hz =3D /bits/ 64 <1250000000>; + opp-supported-hw =3D <0x01 0x0004>; + clock-latency-ns =3D <6000000>; + opp-suspend; + }; + }; + l2_0: l2-cache0 { compatible =3D "cache"; cache-unified; --=20 2.46.0 From nobody Fri Dec 19 13:49:40 2025 Received: from fllv0016.ext.ti.com (fllv0016.ext.ti.com [198.47.19.142]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4351419A297; Mon, 26 Aug 2024 17:22:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.19.142 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724692949; cv=none; b=QF+2sQ5BYbM1j03JQrcRxeSx7NGtetBpNZ9gLp2kaIGEzRu0yFlq2FrY+BLF6/IXG88VBSGdy5GjeYgR17yl1g0tY2Q5sp+cwHLQit1OANsobu5J3lGjHF8KrhPeepu1YnQHp3EmQhXabh7Mkrd8TUvH8rSOlULcLp/wySIm5VA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724692949; c=relaxed/simple; bh=bpOlassBoRg3W4gbLK1G5G0YGPD63Zsyvt4g9z263Eo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=Z6GMmETnF6e+7N4HGlYAJbG+Q4jac5KAVCoSsa3+BW84AOX13uvXtdserWBIVyMtk0pfcgSQniPU5YK+nt0TyjKxPsMuC1wMJNVV/dWGcg/UdB7Cd9BRZP0+VPEAXsgk6afG98sxZJe4dB1q+58GgQhWaWaWgZw4F61/NNqlqaE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=otH6byq0; arc=none smtp.client-ip=198.47.19.142 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="otH6byq0" Received: from fllv0035.itg.ti.com ([10.64.41.0]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 47QHMC1E094914; Mon, 26 Aug 2024 12:22:12 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1724692932; bh=/GbKinL0/RqB9zbP+apeHK9jvdDZ5VkCm+UQxHXIvEw=; h=From:Date:Subject:References:In-Reply-To:To:CC; b=otH6byq0//+j9ubVuafTT07Udfcte19xGfkbR4UHvpSajCt/n4xcsewcMjRJ5NsZo c1c4cpw5W/jjKodLoxmdLLRCs66OS+D0qRUG5Qek3C69GLRm2/nMiqYv7ufGv04xIs H9gEoBj07wz1AGKjixIdYPQ0ZR4r+1OZW6Uhhj1g= Received: from DLEE103.ent.ti.com (dlee103.ent.ti.com [157.170.170.33]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 47QHMBFs007851 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 26 Aug 2024 12:22:11 -0500 Received: from DLEE107.ent.ti.com (157.170.170.37) by DLEE103.ent.ti.com (157.170.170.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Mon, 26 Aug 2024 12:22:11 -0500 Received: from lelvsmtp5.itg.ti.com (10.180.75.250) by DLEE107.ent.ti.com (157.170.170.37) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Mon, 26 Aug 2024 12:22:11 -0500 Received: from localhost (bb.dhcp.ti.com [128.247.81.12]) by lelvsmtp5.itg.ti.com (8.15.2/8.15.2) with ESMTP id 47QHMB0i123213; Mon, 26 Aug 2024 12:22:11 -0500 From: Bryan Brattlof Date: Mon, 26 Aug 2024 12:22:10 -0500 Subject: [PATCH v3 4/4] arm64: dts: ti: k3-am62p5-sk: add 1.4ghz opp entry Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20240826-opp-v3-4-0934f8309e13@ti.com> References: <20240826-opp-v3-0-0934f8309e13@ti.com> In-Reply-To: <20240826-opp-v3-0-0934f8309e13@ti.com> To: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: , , , Bryan Brattlof X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=1016; i=bb@ti.com; h=from:subject:message-id; bh=bpOlassBoRg3W4gbLK1G5G0YGPD63Zsyvt4g9z263Eo=; b=owNCWmg5MUFZJlNZxCdgMgAAaH///37/vj//3Tf3z1fsdS33z6pvaN/+Odvv149/jB3cwc6wA RtlB2oAekA0BpoNGjR6QGQANNDQBpoDR6gDQANGhkNGj0gaBoND0mINBtCY0xQ5AGg0GQZDQNMI A0yNomJoMmmjIGmjQyBkMhiNGBNAANBow1AMTIaaZGIhkyYgaGgNAaPUYmTEGRkNNGhiBiaYQaY gDIABtCBkGRpiaZA0MIAZBgOHcyiHXlROfJTC5KLGLrAAS4PSIOPLAz0zIdySGdgBNh6UckgAtR 7+gTLmnZcTCu74R9Sy840F6XeALnybi9+ENp5t79cRMsnHrbcy3IcwRum9rN/UB0LKtASJGRwUL UMrRumkyuB0pNNxFXVnMVLNRovrt8dRn4dcR2sCqEg03GQNT6ryYnIaOHkUCSs216AvUBfQqJ2X 3GjPZC3vMWPEUAiHuhQhw2mfBlc4q0apZD07AH76EPDtvqvYjyUfiWKX/Aig04KXR8X1ISHbMU+ dG9p37c48IETmnG7QCXCkdXci4S8OCKce8oTa25JZGbDJCjDDlKudF2zxYQ26+F+/E8me8RgQ+8 tIPDGbg2lfsX6GjVgJnFsTRDAK5abRJTJ0A4OmcglWbGlWDtXWZyhJxXb0F6kLEPiDYBMITJN/b GK/xdyRThQkMQnYDIA= X-Developer-Key: i=bb@ti.com; a=openpgp; fpr=D3D177E40A38DF4D1853FEEF41B90D5D71D56CE0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 The AM62Px reference board is capable of supplying 0v85 to the VDD_CORE which allows the Cortex-A53s to operate at 1.4GHz according to chapter 6.6 of the SoC's data sheet[0] . Append the 1.4Ghz entry to the OPP table to enable this frequency [0] https://www.ti.com/lit/ds/symlink/am62p-q1.pdf Signed-off-by: Bryan Brattlof --- arch/arm64/boot/dts/ti/k3-am62p5-sk.dts | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts b/arch/arm64/boot/dts/= ti/k3-am62p5-sk.dts index ff65955551a32..ab5d7a5fc6118 100644 --- a/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts +++ b/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts @@ -128,6 +128,15 @@ led-0 { }; }; =20 + opp-table { + /* Requires VDD_CORE at 0v85 */ + opp-1400000000 { + opp-hz =3D /bits/ 64 <1400000000>; + opp-supported-hw =3D <0x01 0x0004>; + clock-latency-ns =3D <6000000>; + }; + }; + tlv320_mclk: clk-0 { #clock-cells =3D <0>; compatible =3D "fixed-clock"; --=20 2.46.0