From nobody Fri Dec 19 15:49:14 2025 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7A4FB17E902; Mon, 12 Aug 2024 13:52:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.153.233 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1723470776; cv=none; b=QdyZ6I1rfkOm3ByMc3/Kuoau+hbG/6LDqtpdbQGaaHXmXxITznSqNJUjzrDL5E6YY/zf6d+wgNHD+n0Ff/Gj2q//0R7a1J0vYK8Xc1Spg0jJBvGMY5KrUZOTYIn527Sei3moBLfw8uNfRSs4U0P3h5wmx/mvkL090i4PbzKbAqk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1723470776; c=relaxed/simple; bh=ykeS6VoIwd0uuNUslgahaQuM8F5Z+YJ644IDPqbNm04=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=UnZ5reSZa/DHmCN9BrpTR7voBAxhgoTjYMghGd4Ie0e7MBPIxCkZVhTAwkq+X50GTahH8+P0iIkZ8/KfIFOX02ESdNuwXSf7pIjzFBJUZQ48Ha5NuVoBzqjA6LZpPT/VhCYCqM7eUNZDLtILbFSxXmJuyZaiQ68XovzR78xxQuI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=uG4ez6ll; arc=none smtp.client-ip=68.232.153.233 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="uG4ez6ll" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1723470775; x=1755006775; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=ykeS6VoIwd0uuNUslgahaQuM8F5Z+YJ644IDPqbNm04=; b=uG4ez6ll8Iysz1sha3wFDQ1fnTgPmqW6SJr+LysbZ3McSBbXKumtq/RB QEM+qtVdT0GsbXAp15/w6sSzJz/Hbrp/p3dRHq7SIF+J4mWxgFQDnJeAs w32AQtws/Tj/fr6Od6NrfdyttSvEc5QnPTvczb/t+rmoab6dFuBhrBR8S kSALe0fhwmeN6GKVGD36qAmrRiwrGYvfFvQ203+3jsxaMcpgI4xEQkPTC csi/0SH4th1Dusy28xQVIt5Y2qKodIe7iuyutTEc1Zqm42vZJaX3609t7 lvnJElVCE6bnWLiUNkFN/4NE8h/i+NU/qHgSUOzdQBenVY8SHO1mAcEfO A==; X-CSE-ConnectionGUID: s4TBmy++Rr+nQ8F2ugpKvw== X-CSE-MsgGUID: a4vGk6CoTiGArcdctt08SA== X-IronPort-AV: E=Sophos;i="6.09,283,1716274800"; d="scan'208";a="261298073" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa5.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 12 Aug 2024 06:52:54 -0700 Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Mon, 12 Aug 2024 06:52:40 -0700 Received: from ROB-ULT-M76677.microchip.com (10.10.85.11) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Mon, 12 Aug 2024 06:52:38 -0700 From: Andrei Simion To: , , , , , , , CC: , , , Andrei Simion , Mihai Sain Subject: [PATCH v2 1/7] regulator: mcp16502: Add supplier for regulators Date: Mon, 12 Aug 2024 16:52:25 +0300 Message-ID: <20240812135231.43744-2-andrei.simion@microchip.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240812135231.43744-1-andrei.simion@microchip.com> References: <20240812135231.43744-1-andrei.simion@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Based on the datasheet [1] (Block Diagram) PVIN[1-4] and LVIN represent the input voltage supply for each BUCKs respective LDOs. Update the driver to align with the datasheet [1]. [1]: https://ww1.microchip.com/downloads/aemDocuments/documents/APID/Produc= tDocuments/DataSheets/MCP16502-Data-Sheet-DS20006275.pdf Co-developed-by: Mihai Sain Signed-off-by: Mihai Sain Signed-off-by: Andrei Simion --- v1 -> v2: - no update --- drivers/regulator/mcp16502.c | 17 +++++++++-------- 1 file changed, 9 insertions(+), 8 deletions(-) diff --git a/drivers/regulator/mcp16502.c b/drivers/regulator/mcp16502.c index 5de9d4fa5113..b34ae0bbba6f 100644 --- a/drivers/regulator/mcp16502.c +++ b/drivers/regulator/mcp16502.c @@ -107,9 +107,10 @@ static unsigned int mcp16502_of_map_mode(unsigned int = mode) return REGULATOR_MODE_INVALID; } =20 -#define MCP16502_REGULATOR(_name, _id, _ranges, _ops, _ramp_table) \ +#define MCP16502_REGULATOR(_name, _id, _sn, _ranges, _ops, _ramp_table) \ [_id] =3D { \ .name =3D _name, \ + .supply_name =3D #_sn, \ .regulators_node =3D "regulators", \ .id =3D _id, \ .ops =3D &(_ops), \ @@ -467,18 +468,18 @@ static const struct linear_range b234_ranges[] =3D { }; =20 static const struct regulator_desc mcp16502_desc[] =3D { - /* MCP16502_REGULATOR(_name, _id, ranges, regulator_ops, ramp_table) */ - MCP16502_REGULATOR("VDD_IO", BUCK1, b1l12_ranges, mcp16502_buck_ops, + /* MCP16502_REGULATOR(_name, _id, _sn, _ranges, _ops, _ramp_table) */ + MCP16502_REGULATOR("VDD_IO", BUCK1, pvin1, b1l12_ranges, mcp16502_buck_op= s, mcp16502_ramp_b1l12), - MCP16502_REGULATOR("VDD_DDR", BUCK2, b234_ranges, mcp16502_buck_ops, + MCP16502_REGULATOR("VDD_DDR", BUCK2, pvin2, b234_ranges, mcp16502_buck_op= s, mcp16502_ramp_b234), - MCP16502_REGULATOR("VDD_CORE", BUCK3, b234_ranges, mcp16502_buck_ops, + MCP16502_REGULATOR("VDD_CORE", BUCK3, pvin3, b234_ranges, mcp16502_buck_o= ps, mcp16502_ramp_b234), - MCP16502_REGULATOR("VDD_OTHER", BUCK4, b234_ranges, mcp16502_buck_ops, + MCP16502_REGULATOR("VDD_OTHER", BUCK4, pvin4, b234_ranges, mcp16502_buck_= ops, mcp16502_ramp_b234), - MCP16502_REGULATOR("LDO1", LDO1, b1l12_ranges, mcp16502_ldo_ops, + MCP16502_REGULATOR("LDO1", LDO1, lvin, b1l12_ranges, mcp16502_ldo_ops, mcp16502_ramp_b1l12), - MCP16502_REGULATOR("LDO2", LDO2, b1l12_ranges, mcp16502_ldo_ops, + MCP16502_REGULATOR("LDO2", LDO2, lvin, b1l12_ranges, mcp16502_ldo_ops, mcp16502_ramp_b1l12) }; =20 --=20 2.34.1 From nobody Fri Dec 19 15:49:15 2025 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 17D1417F397; Mon, 12 Aug 2024 13:52:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.153.233 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1723470778; cv=none; b=PMM5V9idwnAXi/KQeoVygbwutcbshutYMNvMXgT//kRQGQnJJ8cDaJbu1HMtAmH0FOpFAfhfSsh3q8//0RILWnPErKqV0wDkiATFfMNeSfucjigSpYXBlK/0I+GjDRZJcORdvsPWrYn0EPAhgr259nWmp7Wj3QBqhKAPAcS5W0I= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1723470778; c=relaxed/simple; bh=jp+geUDZCqTPYYoFzm0i6Cp+RUKDlSua67ltTtH+eKQ=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=W7BvoxW9fwc4zmND1WTznKorfEk+MVqGmQUqk5VG1f1UIhIHcBreQy4GnqaOwnhccV9OwxJ6iSOd2MqJcb0Zi8mJP/uJ2t7UvQmFuNXg44TsCd7LEAXP8LpFcLpz0S93X2Mt/BOU65HFIGVL4LbcoH4pcTXsnHnBET2lg19nvho= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=zo8s/NLg; arc=none smtp.client-ip=68.232.153.233 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="zo8s/NLg" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1723470777; x=1755006777; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=jp+geUDZCqTPYYoFzm0i6Cp+RUKDlSua67ltTtH+eKQ=; b=zo8s/NLgW1Xi4YSWmsJUANaKh89kHiNsbHOm1Fj3prUKqSB2lDNgljeC XvgEPDzrq18rhtL6jTkhwKq+CpELDUrOSP7CiFMNSN/rUyFMcVsKH7uES /Gj7265Z1iS4Rgp1FyyjAKAf/F61R2glHkUifv1lYU1Ec10woY/HE4V53 poA1NvLShONo7fG5cpZc0iLtwVpyLImJDcJkwnW/8OI5x4le/891mYpBK olSLY/YP5Ifc1oo2kOM3l5I+amCGSm9SEMmzQDbeKT/C9Li+fKVvbnf35 tqypRKxddzPjC2qNsHyC8DPGa9CcpgSEYfmFLLmlN31Ba/jx5CbP6cqQy Q==; X-CSE-ConnectionGUID: s4TBmy++Rr+nQ8F2ugpKvw== X-CSE-MsgGUID: Q+ToFOHzSC6AcBeLd4lv7A== X-IronPort-AV: E=Sophos;i="6.09,283,1716274800"; d="scan'208";a="261298074" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa5.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 12 Aug 2024 06:52:55 -0700 Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Mon, 12 Aug 2024 06:52:43 -0700 Received: from ROB-ULT-M76677.microchip.com (10.10.85.11) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Mon, 12 Aug 2024 06:52:41 -0700 From: Andrei Simion To: , , , , , , , CC: , , , Andrei Simion Subject: [PATCH v2 2/7] regulator: dt-bindings: microchip,mcp16502: Add voltage input supply documentation Date: Mon, 12 Aug 2024 16:52:26 +0300 Message-ID: <20240812135231.43744-3-andrei.simion@microchip.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240812135231.43744-1-andrei.simion@microchip.com> References: <20240812135231.43744-1-andrei.simion@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Update the yaml schema with info about input supply phandle for each buck and ldo according with the PMIC MCP16502 Datasheet. Signed-off-by: Andrei Simion Reviewed-by: Krzysztof Kozlowski --- v1 -> v2: - added in v2 --- .../regulator/microchip,mcp16502.yaml | 20 +++++++++++++++++++ 1 file changed, 20 insertions(+) diff --git a/Documentation/devicetree/bindings/regulator/microchip,mcp16502= .yaml b/Documentation/devicetree/bindings/regulator/microchip,mcp16502.yaml index 1aca3646789e..c3e1fc6e260e 100644 --- a/Documentation/devicetree/bindings/regulator/microchip,mcp16502.yaml +++ b/Documentation/devicetree/bindings/regulator/microchip,mcp16502.yaml @@ -28,6 +28,21 @@ properties: reg: maxItems: 1 =20 + lvin-supply: + description: Input supply phandle for LDO1 and LDO2 + + pvin1-supply: + description: Input supply phandle for VDD_IO (BUCK1) + + pvin2-supply: + description: Input supply phandle for VDD_DDR (BUCK2) + + pvin3-supply: + description: Input supply phandle for VDD_CORE (BUCK3) + + pvin4-supply: + description: Input supply phandle for VDD_OTHER (BUCK4) + regulators: type: object additionalProperties: false @@ -68,6 +83,11 @@ examples: pmic@5b { compatible =3D "microchip,mcp16502"; reg =3D <0x5b>; + lvin-supply =3D <®_5v>; + pvin1-supply =3D <®_5v>; + pvin2-supply =3D <®_5v>; + pvin3-supply =3D <®_5v>; + pvin4-supply =3D <®_5v>; =20 regulators { VDD_IO { --=20 2.34.1 From nobody Fri Dec 19 15:49:15 2025 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 47822181310; Mon, 12 Aug 2024 13:52:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.153.233 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1723470779; cv=none; b=Xab7aN0XRdn4t98mdCW9/OVv2Ir8T5i4S1/24woAcrRRGaeHRnZt2RsYR0cMJ1lQ/i3H72R++SnIXAPPSbZO4abvYlZ5iW88/X1KNeDeraZQiSGfeis+dYn99NzT6RRbBQv966dAKEkSjYnwNR4BfIBFvrziYym7LxRSXNNwqjc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1723470779; c=relaxed/simple; bh=zaUj7SzUowKlrBVjaV2JQOX+pztogGW6AKsHXIGv+RA=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=JCNFBjjgHE6MG9e9gLB2f+r1JVWh276UeEQwp0HiOHwfBfo4G50n04lWiCA22LV6wf7hkzy4UvQUhd7D4vqzR6z/Usp/5Br5V7KZ/ipDLwRcyxOSbFZzonISghNJmTfhSH8Fyo2shBQG8Enw3EktPCAD40Slu+O2qlm4j16jwZY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=rIoc2ZH9; arc=none smtp.client-ip=68.232.153.233 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="rIoc2ZH9" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1723470778; x=1755006778; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=zaUj7SzUowKlrBVjaV2JQOX+pztogGW6AKsHXIGv+RA=; b=rIoc2ZH9Z3wOkWm3jV1Z0B3pDpIi/y65HXJqWTYw9I1OR5ttUQBh5gHu JEfytf5bc5tHqzdTh607bG+gXxMDlodbekOq4N+pi1w/eNnD4xomhegbB lCSgmNWozk4dPwCe3C9ruH03xPzhlL+C3UK2FGGQVEzYaJq2KUqMgGT7m erDZuUc3ZPxO1luqSszUzO9HW+f4oUUHRuZV8GbNRBL3UuvHq3bVqgx4t Mnih28Mfwrrz+SjJ4uhERFOnbv8uLXDDCvmHAeufLuQQ6hJGknLA9KgoY p5kxxkglw+E53QywkxAAo3hdWRmDfDhNISM5vZO73ysaRyF/KF+TEdXyP Q==; X-CSE-ConnectionGUID: PBrTB/MiTDi13LaLj3S1lQ== X-CSE-MsgGUID: rpT6IlL/TaewIPLKp1gM/Q== X-IronPort-AV: E=Sophos;i="6.09,283,1716274800"; d="scan'208";a="33289888" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa1.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 12 Aug 2024 06:52:55 -0700 Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Mon, 12 Aug 2024 06:52:46 -0700 Received: from ROB-ULT-M76677.microchip.com (10.10.85.11) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Mon, 12 Aug 2024 06:52:43 -0700 From: Andrei Simion To: , , , , , , , CC: , , , Andrei Simion , Mihai Sain Subject: [PATCH v2 3/7] ARM: dts: microchip: at91-sama7g5ek: Add reg_5v to supply PMIC nodes Date: Mon, 12 Aug 2024 16:52:27 +0300 Message-ID: <20240812135231.43744-4-andrei.simion@microchip.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240812135231.43744-1-andrei.simion@microchip.com> References: <20240812135231.43744-1-andrei.simion@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Align with the datasheet by adding regulator-5v which supplies each node from the regulator using phandle to regulator-5v through pvin[1-4]-supply and lvin-supply. Co-developed-by: Mihai Sain Signed-off-by: Mihai Sain Signed-off-by: Andrei Simion --- v1 -> v2: - drop (lvin|pvin[1-4])-supply from each regulators sub-node - add lvin-supply, pvin[1-4]-supply to PMIC node --- arch/arm/boot/dts/microchip/at91-sama7g5ek.dts | 13 +++++++++++++ 1 file changed, 13 insertions(+) diff --git a/arch/arm/boot/dts/microchip/at91-sama7g5ek.dts b/arch/arm/boot= /dts/microchip/at91-sama7g5ek.dts index 40f4480e298b..ed75d491a246 100644 --- a/arch/arm/boot/dts/microchip/at91-sama7g5ek.dts +++ b/arch/arm/boot/dts/microchip/at91-sama7g5ek.dts @@ -88,6 +88,14 @@ memory@60000000 { reg =3D <0x60000000 0x20000000>; }; =20 + reg_5v: regulator-5v { + compatible =3D "regulator-fixed"; + regulator-name =3D "5V_MAIN"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + regulator-always-on; + }; + sound: sound { compatible =3D "simple-audio-card"; simple-audio-card,name =3D "sama7g5ek audio"; @@ -239,6 +247,11 @@ i2c1: i2c@600 { mcp16502@5b { compatible =3D "microchip,mcp16502"; reg =3D <0x5b>; + lvin-supply =3D <®_5v>; + pvin1-supply =3D <®_5v>; + pvin2-supply =3D <®_5v>; + pvin3-supply =3D <®_5v>; + pvin4-supply =3D <®_5v>; status =3D "okay"; =20 regulators { --=20 2.34.1 From nobody Fri Dec 19 15:49:15 2025 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 75ACB17E455; Mon, 12 Aug 2024 13:52:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.153.233 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1723470779; cv=none; b=OHdGTn3nsp7ArqGSkSPX9OTy5RVhGxnPv5xHd5zupplXmEIEQbRomxxcxwwWhN1FeSrTrCcrqwCStyB7zvo/g/T+70oz0CjZ/3iZ+38VTj7cCn6b1l4tM1tyvda/yz3YxdfFf/F4K+Vp4hMmggEhK9m02fxfuSwQTPEOzHJ+4fk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1723470779; c=relaxed/simple; bh=7lLOec+tqWuWDgqhm72rbF2753MUbVsfUoEJ4mRWITo=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=a1/LXR+yeWNxLq5ASYlBgMGvgor69C1MVvUzZikr8a4N+OxxhmdkJ2Fe3SgqHx18K7Ncu/J0+tC5ezuzG9oqYHxHE2cIBiMOBKlDgDv8TtA3515BVnwLKFfm4COQqAzD+DgWohRFRxliwg/kkMljbfmlm0I44gst6zKQGsfBixE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=aD2bCG63; arc=none smtp.client-ip=68.232.153.233 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="aD2bCG63" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1723470777; x=1755006777; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=7lLOec+tqWuWDgqhm72rbF2753MUbVsfUoEJ4mRWITo=; b=aD2bCG63aPaUv2FAQD0glQS4+7TB/ubZ11H5oJTHkQefia7fWaHQR/GI VKtKNZKBB1EU2hLAn/BTaQn/wDr4kZWRzAeqf2zOyhrhyuiDDPH8lpHXU PtuCNhSWTPRrFt5Mh7EmZ2dfZKcpGwJeJSnMtHAGUtze2pMIP9cBU938V PXyh4vH5W/sNsZ+G4Lg2de6RgMkNNQ1jNrBvE7okVCid3q+NBErelmJWg YcewXmomI78d7nxprceOjpjNq4/4g+axu+MW1+vNo8sP/qh8F+2XADp7j 45jAChlyBLjU7X6AmWcZCiYnaGSFQzrbI01iPWJAtpHadXG9iOvr1tAaT g==; X-CSE-ConnectionGUID: s4TBmy++Rr+nQ8F2ugpKvw== X-CSE-MsgGUID: hCfoJXzYQq21LoapNbJ71Q== X-IronPort-AV: E=Sophos;i="6.09,283,1716274800"; d="scan'208";a="261298076" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa5.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 12 Aug 2024 06:52:55 -0700 Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Mon, 12 Aug 2024 06:52:49 -0700 Received: from ROB-ULT-M76677.microchip.com (10.10.85.11) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Mon, 12 Aug 2024 06:52:46 -0700 From: Andrei Simion To: , , , , , , , CC: , , , Andrei Simion , Mihai Sain Subject: [PATCH v2 4/7] ARM: dts: microchip: at91-sama7g54_curiosity: Add reg_5v to supply PMIC nodes Date: Mon, 12 Aug 2024 16:52:28 +0300 Message-ID: <20240812135231.43744-5-andrei.simion@microchip.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240812135231.43744-1-andrei.simion@microchip.com> References: <20240812135231.43744-1-andrei.simion@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Align with the datasheet by adding regulator-5v which supplies each node from the regulator using phandle to regulator-5v through pvin[1-4]-supply and lvin-supply. Co-developed-by: Mihai Sain Signed-off-by: Mihai Sain Signed-off-by: Andrei Simion --- v1 -> v2: - drop (lvin|pvin[1-4])-supply from each regulators sub-node - add lvin-supply, pvin[1-4]-supply to PMIC node --- .../boot/dts/microchip/at91-sama7g54_curiosity.dts | 13 +++++++++++++ 1 file changed, 13 insertions(+) diff --git a/arch/arm/boot/dts/microchip/at91-sama7g54_curiosity.dts b/arch= /arm/boot/dts/microchip/at91-sama7g54_curiosity.dts index 009d2c832421..645e49fdb7fe 100644 --- a/arch/arm/boot/dts/microchip/at91-sama7g54_curiosity.dts +++ b/arch/arm/boot/dts/microchip/at91-sama7g54_curiosity.dts @@ -72,6 +72,14 @@ memory@60000000 { device_type =3D "memory"; reg =3D <0x60000000 0x10000000>; /* 256 MiB DDR3L-1066 16-bit */ }; + + reg_5v: regulator-5v { + compatible =3D "regulator-fixed"; + regulator-name =3D "5V_MAIN"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + regulator-always-on; + }; }; =20 &adc { @@ -189,6 +197,11 @@ eeprom@51 { pmic@5b { compatible =3D "microchip,mcp16502"; reg =3D <0x5b>; + lvin-supply =3D <®_5v>; + pvin1-supply =3D <®_5v>; + pvin2-supply =3D <®_5v>; + pvin3-supply =3D <®_5v>; + pvin4-supply =3D <®_5v>; =20 regulators { vdd_3v3: VDD_IO { --=20 2.34.1 From nobody Fri Dec 19 15:49:15 2025 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.154.123]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A93F8181CE1; Mon, 12 Aug 2024 13:52:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.154.123 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1723470780; cv=none; b=Gsr9VeWLMh+ffF251gzSxiCrj2agMfG0/hJnicQ1YPMMK6i/EjAPXtR7lmUET++fR5xpl9PvdO86Bu7y0AzGy0bpzZE8JyMZPfg5Xq50fIoY2WUlEZguymbiWg8+6E7vQiiSl9XwX/Ag2pAMPk9fT/a26rAl/mYi0T2ZcwnUk8U= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1723470780; c=relaxed/simple; bh=+fqK2xiCZ17sJmDteh/4puTfNOMETKuDEFhcth0uoGg=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Z/j1mhiPIJuRRLcRRJMdskYjBO/t92qEg0B/mZirY+VWjfs75Xq5YwGiijgIOkNCyYMNeodnTKNF4sCtauWH4fxP2m61X2GvjOVRq1/A31bQ1OYGrCosRgvFuWdOOed60+zYgZno1gNUkIvboRjrx1DN7Ck3/gCPNjNQ3Df/d/I= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=bJbOFdPb; arc=none smtp.client-ip=68.232.154.123 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="bJbOFdPb" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1723470778; x=1755006778; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=+fqK2xiCZ17sJmDteh/4puTfNOMETKuDEFhcth0uoGg=; b=bJbOFdPbC/N/4Ta92kQwv+dTrqzSg5xlFkqppCNSKIap6hEYFvyhIpVQ t/UEx4SZFkynAXFCr17AOYtjvIYHbw7k6YCprfUs7RJxU/xVoynSx6o27 IgDpS8YUDbt+c2oDINVhUJrUnWcLNJMB7DWP5yOaHFVMfBJjGWciOYQOq edkyqPFuB7hbkF8UkJBjv527mczP3C2M8+P0tPpXBkZ4amaVlocI0qlpX ymE0ccOx3rnNQGBRf8c1wD4skepEI52fG6H9ARau+PZmJ5zXwcB8FltZ3 K6zCx0PQNiO2wT6MwHeQczHHozYQEHU/ZvLQUezspx9TMBz0HJWWAbvBU g==; X-CSE-ConnectionGUID: PAl1FAApTqKXjGx6IFLj/w== X-CSE-MsgGUID: WbSHPGvlQlyBJKwjEL8f7g== X-IronPort-AV: E=Sophos;i="6.09,283,1716274800"; d="scan'208";a="197806944" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa6.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 12 Aug 2024 06:52:56 -0700 Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Mon, 12 Aug 2024 06:52:52 -0700 Received: from ROB-ULT-M76677.microchip.com (10.10.85.11) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Mon, 12 Aug 2024 06:52:50 -0700 From: Andrei Simion To: , , , , , , , CC: , , , Andrei Simion , Mihai Sain Subject: [PATCH v2 5/7] ARM: dts: microchip: at91-sama5d2_icp: Add reg_5v to supply PMIC nodes Date: Mon, 12 Aug 2024 16:52:29 +0300 Message-ID: <20240812135231.43744-6-andrei.simion@microchip.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240812135231.43744-1-andrei.simion@microchip.com> References: <20240812135231.43744-1-andrei.simion@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Align with the datasheet by adding regulator-5v which supplies each node from the regulator using phandle to regulator-5v through pvin[1-4]-supply and lvin-supply. Co-developed-by: Mihai Sain Signed-off-by: Mihai Sain Signed-off-by: Andrei Simion --- v1 -> v2: - drop (lvin|pvin[1-4])-supply from each regulators sub-node - add lvin-supply, pvin[1-4]-supply to PMIC node --- arch/arm/boot/dts/microchip/at91-sama5d2_icp.dts | 13 +++++++++++++ 1 file changed, 13 insertions(+) diff --git a/arch/arm/boot/dts/microchip/at91-sama5d2_icp.dts b/arch/arm/bo= ot/dts/microchip/at91-sama5d2_icp.dts index 999adeca6f33..5e2bb517a480 100644 --- a/arch/arm/boot/dts/microchip/at91-sama5d2_icp.dts +++ b/arch/arm/boot/dts/microchip/at91-sama5d2_icp.dts @@ -78,6 +78,14 @@ led-blue { linux,default-trigger =3D "heartbeat"; }; }; + + reg_5v: regulator-5v { + compatible =3D "regulator-fixed"; + regulator-name =3D "VDD_MAIN_5V"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + regulator-always-on; + }; }; =20 &adc { @@ -190,6 +198,11 @@ i2c6: i2c@600 { mcp16502@5b { compatible =3D "microchip,mcp16502"; reg =3D <0x5b>; + lvin-supply =3D <®_5v>; + pvin1-supply =3D <®_5v>; + pvin2-supply =3D <®_5v>; + pvin3-supply =3D <®_5v>; + pvin4-supply =3D <®_5v>; status =3D "okay"; lpm-gpios =3D <&pioBU 7 GPIO_ACTIVE_LOW>; =20 --=20 2.34.1 From nobody Fri Dec 19 15:49:15 2025 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9EA76181B99; Mon, 12 Aug 2024 13:52:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.153.233 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1723470781; cv=none; b=hu+TzG8pHnv4RGHUEXz0vGdVuyZMmnuK5ixwnh+HcLAysdgon0wd6+X4pSR+uBTIH84JGx/vO36x5+FaXy5rZv8B37kAKSSnKvY0/AXjt+3HtB5Rbx2nkSEHPh/pLK54/fFcgE/+9k/o4zA6YsNSJgZ0MMQqYgQ85cIt+ypRKMo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1723470781; c=relaxed/simple; bh=8KaDYa+r86zA7mubqEAnVFZYtU8rZQrt0Eb5vqfzNM4=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=TlFqd3+dPfte4fkXjq5qhNLRcqbeA0/XexuX4Qtsy2aBOeXiJcPm27YvrEqw6i258tyhNEEtRAA5L8HNlUtCywqtLdcI+wci8iTEzwMluGCihipoNCZ9C4wQorPNaR7ZX4NAH1FkesFGUKKRHfZ70OAXK2JS+fgBWNoio3Yjg6w= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=1l5cM/0m; arc=none smtp.client-ip=68.232.153.233 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="1l5cM/0m" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1723470778; x=1755006778; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=8KaDYa+r86zA7mubqEAnVFZYtU8rZQrt0Eb5vqfzNM4=; b=1l5cM/0mszcgJH/od8UAR8TnbAHDu2NxA8FY9UGplC7pOyYnxq1RkrIh ZtG40qEEhYUOAxfff7653TZBFtlWBTrgMVTAfGZxlMd4Tk+wWfTfOJU0Q eiAgL2RvKTlQXYvr5HvZNVNgNw+P6MD5AyVhN1wlKbnI3qDVGIe5esDX4 /fbFmcJy3AvboOPejksnJWUySdatgZFk0NUIl+dwnSyZ1nOzgH0fsPVra TVxs6C/J1NqI7i6+X9CqDPJqEBGOOk5iAmpPkimkUEv6muUJmKQ714iYz FAuonD/R5Xr4HfkPvpD0c5jjtXZROLQtn5NaNtOf1InGPaFRJ2kxe763S A==; X-CSE-ConnectionGUID: PBrTB/MiTDi13LaLj3S1lQ== X-CSE-MsgGUID: Ni8j6hcsQCO1jJ8OsjZwig== X-IronPort-AV: E=Sophos;i="6.09,283,1716274800"; d="scan'208";a="33289890" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa1.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 12 Aug 2024 06:52:56 -0700 Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Mon, 12 Aug 2024 06:52:55 -0700 Received: from ROB-ULT-M76677.microchip.com (10.10.85.11) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Mon, 12 Aug 2024 06:52:53 -0700 From: Andrei Simion To: , , , , , , , CC: , , , Andrei Simion , Mihai Sain Subject: [PATCH v2 6/7] ARM: dts: microchip: at91-sama5d27_wlsom1: Add reg_5v to supply PMIC nodes Date: Mon, 12 Aug 2024 16:52:30 +0300 Message-ID: <20240812135231.43744-7-andrei.simion@microchip.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240812135231.43744-1-andrei.simion@microchip.com> References: <20240812135231.43744-1-andrei.simion@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Align with the datasheet by adding regulator-5v which supplies each node from the regulator using phandle to regulator-5v through pvin[1-4]-supply and lvin-supply. Co-developed-by: Mihai Sain Signed-off-by: Mihai Sain Signed-off-by: Andrei Simion --- v1 -> v2: - drop (lvin|pvin[1-4])-supply from each regulators sub-node - add lvin-supply, pvin[1-4]-supply to PMIC node --- .../boot/dts/microchip/at91-sama5d27_wlsom1.dtsi | 13 +++++++++++++ 1 file changed, 13 insertions(+) diff --git a/arch/arm/boot/dts/microchip/at91-sama5d27_wlsom1.dtsi b/arch/a= rm/boot/dts/microchip/at91-sama5d27_wlsom1.dtsi index 4617805c7748..c173f49cb910 100644 --- a/arch/arm/boot/dts/microchip/at91-sama5d27_wlsom1.dtsi +++ b/arch/arm/boot/dts/microchip/at91-sama5d27_wlsom1.dtsi @@ -31,6 +31,14 @@ main_xtal { }; }; =20 + reg_5v: regulator-5v { + compatible =3D "regulator-fixed"; + regulator-name =3D "VDD_MAIN"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + regulator-always-on; + }; + wifi_pwrseq: wifi_pwrseq { compatible =3D "mmc-pwrseq-wilc1000"; reset-gpios =3D <&pioA PIN_PA27 GPIO_ACTIVE_HIGH>; @@ -70,6 +78,11 @@ &i2c1 { mcp16502@5b { compatible =3D "microchip,mcp16502"; reg =3D <0x5b>; + lvin-supply =3D <®_5v>; + pvin1-supply =3D <®_5v>; + pvin2-supply =3D <®_5v>; + pvin3-supply =3D <®_5v>; + pvin4-supply =3D <®_5v>; status =3D "okay"; lpm-gpios =3D <&pioBU 0 GPIO_ACTIVE_LOW>; =20 --=20 2.34.1 From nobody Fri Dec 19 15:49:15 2025 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C319953370; Mon, 12 Aug 2024 13:53:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.153.233 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1723470811; cv=none; b=FJHl9L97oYLoaj6BuC7No2JTbDCM5xn4uQ0My4Pv7uKh1Ok+b5jlTgC9MQkZX302CFDxXRNvclrddeyoZddej+j1BZ6VFFrCippfDFUqLUbhpPfQf2SFt1xi5mxP6bY+rRHeV6VCFG5/Zi6QoyQUTLTHcdgpeZrtqI06cmlKwo4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1723470811; c=relaxed/simple; bh=CW+JyWTtYsuhG5Gpiplg7QBsDcC745rTZaDNCynvXBI=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=p/p7eOwJPfGtS86eL8zOzF5UUvZ2F9GtCk/0FNL1oNhk6GuAIDMQrz/5UoQnLlC9M03NMf5pY1fcltLKA1vInHo+KUK6PLYGhw4No92nsfKuXo5+OHJHgAG6ZH+3Yc6NJKMZQ/UAmSQdUCxDMtADfCFv3nTx6f007DYe258OBFs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=hez2GInC; arc=none smtp.client-ip=68.232.153.233 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="hez2GInC" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1723470809; x=1755006809; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=CW+JyWTtYsuhG5Gpiplg7QBsDcC745rTZaDNCynvXBI=; b=hez2GInCC7nUv2KMw4Esstu1L343BGX7U4PyrfcMjuzEF2nHKuZVZGOT OCzWNcIO3BqDSH0uABFSRhYURFsxZVWGUCsZHa83P5DfftlLo7UhKtNtY e6fzbg+uXnidMlmw7KT6k9yJ/vHYhe3NV0CLz76s6XWYpt8YQwva62g+K 28mx4XV4uUt4pnaS7TQczWbDN9uzdhQLoOyNF/dtSy5vC0MoQBCy4Nt3o +yKFFm4y7sSGZKUS4HGkZJH/P5y4QQ7xWBy2bBYgNyS5QiyvlTPw8bbJ1 xFjwuKawhx/TC0xEQuR07ZTAHykpTWMwkwjbDm4BVaEv2kFlOPGlBxjEU A==; X-CSE-ConnectionGUID: CCa8pu3sRVyU2VrCDEmycQ== X-CSE-MsgGUID: y77NAz5oT9qwWlhxjrEBmg== X-IronPort-AV: E=Sophos;i="6.09,283,1716274800"; d="scan'208";a="261298128" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa5.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 12 Aug 2024 06:53:29 -0700 Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Mon, 12 Aug 2024 06:52:58 -0700 Received: from ROB-ULT-M76677.microchip.com (10.10.85.11) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Mon, 12 Aug 2024 06:52:56 -0700 From: Andrei Simion To: , , , , , , , CC: , , , Andrei Simion , Mihai Sain Subject: [PATCH v2 7/7] ARM: dts: microchip: sama5d29_curiosity: Add reg_5v to supply PMIC nodes Date: Mon, 12 Aug 2024 16:52:31 +0300 Message-ID: <20240812135231.43744-8-andrei.simion@microchip.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240812135231.43744-1-andrei.simion@microchip.com> References: <20240812135231.43744-1-andrei.simion@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Align with the datasheet by adding regulator-5v which supplies each node from the regulator using phandle to regulator-5v through pvin[1-4]-supply and lvin-supply. Co-developed-by: Mihai Sain Signed-off-by: Mihai Sain Signed-off-by: Andrei Simion --- v1 -> v2: - drop (lvin|pvin[1-4])-supply from each regulators sub-node - add lvin-supply, pvin[1-4]-supply to PMIC node --- .../boot/dts/microchip/at91-sama5d29_curiosity.dts | 13 +++++++++++++ 1 file changed, 13 insertions(+) diff --git a/arch/arm/boot/dts/microchip/at91-sama5d29_curiosity.dts b/arch= /arm/boot/dts/microchip/at91-sama5d29_curiosity.dts index 6b02b7bcfd49..951a0c97d3c6 100644 --- a/arch/arm/boot/dts/microchip/at91-sama5d29_curiosity.dts +++ b/arch/arm/boot/dts/microchip/at91-sama5d29_curiosity.dts @@ -84,6 +84,14 @@ memory@20000000 { device_type =3D "memory"; reg =3D <0x20000000 0x20000000>; }; + + reg_5v: regulator-5v { + compatible =3D "regulator-fixed"; + regulator-name =3D "5V_MAIN"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + regulator-always-on; + }; }; =20 &adc { @@ -144,6 +152,11 @@ &i2c0 { mcp16502@5b { compatible =3D "microchip,mcp16502"; reg =3D <0x5b>; + lvin-supply =3D <®_5v>; + pvin1-supply =3D <®_5v>; + pvin2-supply =3D <®_5v>; + pvin3-supply =3D <®_5v>; + pvin4-supply =3D <®_5v>; status =3D "okay"; lpm-gpios =3D <&pioBU 0 GPIO_ACTIVE_LOW>; =20 --=20 2.34.1