From nobody Fri Dec 19 19:19:05 2025 Received: from mail.fris.de (mail.fris.de [116.203.77.234]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BD1791BD009; Tue, 6 Aug 2024 13:41:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=116.203.77.234 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1722951717; cv=none; b=QvG9htGW8UtcIWIKOONMLe8QwzlkAWUNRPjHfEVljpfIcj0O7YiTuZz2rR7bG83OY17hXPlQeZnkIxtMrubcqJo2uUgZl62J6Mevdd6719MpHy2jJouJDuddAIaunigtTDltzxeGeGJBhz3kwtRfmkRTX5qNzVjo1eGqxUwlKvA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1722951717; c=relaxed/simple; bh=dG+ATzNVBJJx+LQfMja9kcJSBo8Yp4nr8S6S//gMM8M=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=M4h3P4ImzJR2pcJRaigiCy8KRv5kv9joJqwUfEWApTwGPcX9/cnZno2t4NC8UlipTyAQp3abZOkO9qaq9m3E5Vg+M8mqF3MDxJFy5qPzd6CZwjvoWSf49H4Lo0Zr9aRQ5wpStEWRQw4zw8FwJKA/lOwGjYH9iSf3KCp023Na5Cw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fris.de; spf=fail smtp.mailfrom=fris.de; dkim=pass (2048-bit key) header.d=fris.de header.i=@fris.de header.b=gcXpcJzA; arc=none smtp.client-ip=116.203.77.234 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fris.de Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=fris.de Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=fris.de header.i=@fris.de header.b="gcXpcJzA" Received: from [127.0.0.1] (localhost [127.0.0.1]) by localhost (Mailerdaemon) with ESMTPSA id 42E3EBFBC6; Tue, 6 Aug 2024 15:34:45 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=fris.de; s=dkim; t=1722951285; h=from:subject:date:message-id:to:cc:mime-version: content-transfer-encoding:in-reply-to:references; bh=wFp5tFAhv5MQ0QywadpHG7YRFsalFYFU8NQQ9AMayj0=; b=gcXpcJzAI++/xeJ2POQgRkkjHHJd971rCA5DnGmNHuoldVCoAwuLhhghGkrJ12k8+tI2eh aMGj5wgvx9IVqONVW8z5n9JGMRDjnytIXkLZfst/VSz6prENUJLdfk48kEfbvYW131ZwiG GxVctSBECogbLnmYsmytucDz23eCr/kx4gfATpAFQteFIG5ntnoUj/1ikHCyiA35W/9Dfb Fp44t0IhLk8K39Oag/eHsnM7BC4m3N8fPhvDxb6CvhnrOv7Hy2yhyJBIeN2f12UVqwQEJL mOjXXI32a9uqMWwUq31zn+zS22/1LyAuOg5bJRiLskSXXsOV4zbfb75EPhbdfg== From: Frieder Schrempf To: Conor Dooley , devicetree@vger.kernel.org, Krzysztof Kozlowski , linux-kernel@vger.kernel.org, Rob Herring Cc: Frieder Schrempf , Chris Morgan , Conor Dooley , Heiko Stuebner , Krzysztof Kozlowski , Linus Walleij , Neil Armstrong , =?UTF-8?q?Rafa=C5=82=20Mi=C5=82ecki?= Subject: [PATCH 1/4] dt-bindings: vendor-prefixes: Add Jenson Display Date: Tue, 6 Aug 2024 15:32:59 +0200 Message-ID: <20240806133352.440922-2-frieder@fris.de> In-Reply-To: <20240806133352.440922-1-frieder@fris.de> References: <20240806133352.440922-1-frieder@fris.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Last-TLS-Session-Version: TLSv1.3 Content-Type: text/plain; charset="utf-8" From: Frieder Schrempf Add vendor prefix for manufacturer Jenson Display. Signed-off-by: Frieder Schrempf --- Documentation/devicetree/bindings/vendor-prefixes.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/vendor-prefixes.yaml b/Docum= entation/devicetree/bindings/vendor-prefixes.yaml index a70ce43b3dc03..2b483eb5e364c 100644 --- a/Documentation/devicetree/bindings/vendor-prefixes.yaml +++ b/Documentation/devicetree/bindings/vendor-prefixes.yaml @@ -750,6 +750,8 @@ patternProperties: description: Japan Display Inc. "^jedec,.*": description: JEDEC Solid State Technology Association + "^jenson,.*": + description: Jenson Display Co. Ltd. "^jesurun,.*": description: Shenzhen Jesurun Electronics Business Dept. "^jethome,.*": --=20 2.45.2 From nobody Fri Dec 19 19:19:05 2025 Received: from mail.fris.de (mail.fris.de [116.203.77.234]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BD12919F464; Tue, 6 Aug 2024 13:41:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=116.203.77.234 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1722951717; cv=none; b=VKhW9geeYHD+JBEN1Q26BPr2fXcb8gSpZZiwxKzM+ap6VrwPrElf/xZ+Rh76QukLpc173UB73WYANTSFbk9kIXSLqCItlvdtE7SQO6D1W73WJDWgsYv2xzuj9jTJ1vp64NdtMF/djiSTvk/SACuPZn868ho5QTIzLYAECPgdo4o= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1722951717; c=relaxed/simple; bh=WufKVeYRMMMtkl0SBVr4NH+Xi3UN9YXrxS6beFaxZJw=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=tON1kSvek9kT1RvysEjgeVXy1V2VEkyzjwAibKNQGYMV4xABPAH/mzXQzLHAntcsDHUBo6l5uB4M/VA00jqdytRlkjPjfLXFK22mf7+UVlpmsIcpROH56lmDwXvSCUhNISwBpu+dLvLwEu1vQnPP7e+VtUvisAY13c8+VMfZR4A= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fris.de; spf=fail smtp.mailfrom=fris.de; dkim=pass (2048-bit key) header.d=fris.de header.i=@fris.de header.b=xLsRlk6Q; arc=none smtp.client-ip=116.203.77.234 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fris.de Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=fris.de Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=fris.de header.i=@fris.de header.b="xLsRlk6Q" Received: from [127.0.0.1] (localhost [127.0.0.1]) by localhost (Mailerdaemon) with ESMTPSA id 3354DBFBC7; Tue, 6 Aug 2024 15:34:48 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=fris.de; s=dkim; t=1722951289; h=from:subject:date:message-id:to:cc:mime-version: content-transfer-encoding:in-reply-to:references; bh=QYOyecr8YSpIqQFw0AXKerk+WzH6pvykimx2Jj7ntNA=; b=xLsRlk6Q/yPSMG8KP4VRrhg8f1hOhln+EEP7Og4CdgiTTCgBpH9IefxGaIolEDkOM6QI6+ 0Wuoa0s3gjfGNifBXeEPpcA/l3h5qBIZpVBxFUyDlSys9g6SAJrblIO05TNvFfPigtseOY vkevrW/0NXsXS+Osb8Itu7ShNDmkXHXAEBLzv1e/DeUcp4r0ZrDQMjWBOOLyah7W45NWym fEkITiRG+lJAcvpA5BKieZ9SvRmt1eBiX6I46C7iRO6BCYQeKTLbU2i0l/fuHBdJRqj2hr ZW5PPCiIzcZpduOG15HEhMArHAINIIuzG8Hg3W9SoUl53uu+5fqKI3zvlhTong== From: Frieder Schrempf To: Conor Dooley , Daniel Vetter , David Airlie , devicetree@vger.kernel.org, dri-devel@lists.freedesktop.org, Krzysztof Kozlowski , Lad Prabhakar , Laurent Pinchart , linux-kernel@vger.kernel.org, Maarten Lankhorst , Maxime Ripard , Neil Armstrong , Rob Herring , Thierry Reding , Thomas Zimmermann Cc: Frieder Schrempf , Heiko Stuebner , Jessica Zhang , Raphael Gallais-Pou Subject: [PATCH 2/4] dt-bindings: display: panel-lvds: Add compatible for Jenson BL-JT60050-01A Date: Tue, 6 Aug 2024 15:33:00 +0200 Message-ID: <20240806133352.440922-3-frieder@fris.de> In-Reply-To: <20240806133352.440922-1-frieder@fris.de> References: <20240806133352.440922-1-frieder@fris.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Last-TLS-Session-Version: TLSv1.3 Content-Type: text/plain; charset="utf-8" From: Frieder Schrempf The Jenson BL-JT60050-01A is a 7" 1024x600 LVDS display. Signed-off-by: Frieder Schrempf Acked-by: Conor Dooley --- Documentation/devicetree/bindings/display/panel/panel-lvds.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/display/panel/panel-lvds.yam= l b/Documentation/devicetree/bindings/display/panel/panel-lvds.yaml index 155d8ffa8f6ef..5af2d69300751 100644 --- a/Documentation/devicetree/bindings/display/panel/panel-lvds.yaml +++ b/Documentation/devicetree/bindings/display/panel/panel-lvds.yaml @@ -50,6 +50,8 @@ properties: - hannstar,hsd101pww2 # Hydis Technologies 7" WXGA (800x1280) TFT LCD LVDS panel - hydis,hv070wx2-1e0 + # Jenson Display BL-JT60050-01A 7" WSVGA (1024x600) color TFT LC= D LVDS panel + - jenson,bl-jt60050-01a - tbs,a711-panel =20 - const: panel-lvds --=20 2.45.2 From nobody Fri Dec 19 19:19:05 2025 Received: from mail.fris.de (mail.fris.de [116.203.77.234]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 741D31D1F70; Tue, 6 Aug 2024 13:34:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=116.203.77.234 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1722951298; cv=none; b=MLejhupenelmCCvJZYz8M+eoo01CzVFc33uKiJ17pXBFSr1TNz95Y+krg4eybNVIZs1y+5PxBq5ENsQ3FZhH8k4SPgz4t2pHWDq6TJLwZtM4xSB8fIW/qyo0x+WtSWspXG8f4QUi7x4x6TtV2s9yMrlgMt2INwFKHKuYOf/KUAk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1722951298; c=relaxed/simple; bh=UdzWhsd9oz0+AmDdGddx8suhoSHnbzpjtEd4LPJVNzc=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=W4BkXNIMaLS2BP4DULmno9fZg/K6rYFwbt3qhZtTnT7yq9NbeOQMZi4Rv5gDzl8b8SMC1BBtGUAhwFxN7Gv+4sa/hakCpHksErmE3YBKcun6DO99jWlA6IaOLjbKSQgO7xvrJbXUaXrV1o0L+/dY7m5H6nSk4hlk5fiSToeN7Xc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fris.de; spf=fail smtp.mailfrom=fris.de; dkim=pass (2048-bit key) header.d=fris.de header.i=@fris.de header.b=S0b8PbWB; arc=none smtp.client-ip=116.203.77.234 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fris.de Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=fris.de Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=fris.de header.i=@fris.de header.b="S0b8PbWB" Received: from [127.0.0.1] (localhost [127.0.0.1]) by localhost (Mailerdaemon) with ESMTPSA id 0F3DEBFBCA; Tue, 6 Aug 2024 15:34:52 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=fris.de; s=dkim; t=1722951292; h=from:subject:date:message-id:to:cc:mime-version: content-transfer-encoding:in-reply-to:references; bh=oGGBzcnOnP0mo+bJ5KHmTIO9dRW6gvWt4+kpJJygojQ=; b=S0b8PbWBmhssF5D9k42QB4s6ZzguC5h/YbvfPLQdBtYJ4ffo8kF/5LbZYfVoGiVZ+qLA14 CaqVihMfpLlqKc5S/wIU01hVRBpoHr1eKMgL38NgPbWwM55lRaAg0C7d0LD0HyTvvbUzpa kYxC+WLEZVaqKg6aL8TXO+eXByLlhaC68f6XEmjUes6FWCDinyIlXMk6B8PXD0uQHplPXe 3QJiK+dgjoq4t2G2TvT1skNCy+Bd32bgoB4tdCvWAkBQXZOW4+DKIjBopGOOf6zl6oaQIX m9XmgT9e7cD/1ONDkxuiFvs1TEiIdN+J3hgUdBpVak1nOm6dbYFnGDm8HpOhIg== From: Frieder Schrempf To: Conor Dooley , devicetree@vger.kernel.org, imx@lists.linux.dev, Krzysztof Kozlowski , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Rob Herring , Sascha Hauer , Shawn Guo Cc: Frieder Schrempf , Fabio Estevam , Pengutronix Kernel Team Subject: [PATCH 3/4] arm64: dts: imx8mm-kontron: Add support for display bridges on BL i.MX8MM Date: Tue, 6 Aug 2024 15:33:01 +0200 Message-ID: <20240806133352.440922-4-frieder@fris.de> In-Reply-To: <20240806133352.440922-1-frieder@fris.de> References: <20240806133352.440922-1-frieder@fris.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Last-TLS-Session-Version: TLSv1.3 Content-Type: text/plain; charset="utf-8" From: Frieder Schrempf The Kontron Electronics BL i.MX8MM has oboard disply bridges for DSI->HDMI and DSI->LVDS conversion. The DSI interface is muxed by a GPIO-controlled switch to one of these two bridges. By default the HDMI bridge is enabled. The LVDS bridge can be selected by loading an additional (panel-specific) overlay. Signed-off-by: Frieder Schrempf --- .../boot/dts/freescale/imx8mm-kontron-bl.dts | 146 ++++++++++++++++++ 1 file changed, 146 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mm-kontron-bl.dts b/arch/arm= 64/boot/dts/freescale/imx8mm-kontron-bl.dts index aab8e24216501..2b344206dfd16 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-kontron-bl.dts +++ b/arch/arm64/boot/dts/freescale/imx8mm-kontron-bl.dts @@ -25,6 +25,17 @@ osc_can: clock-osc-can { clock-output-names =3D "osc-can"; }; =20 + hdmi-out { + compatible =3D "hdmi-connector"; + type =3D "a"; + + port { + hdmi_in_conn: endpoint { + remote-endpoint =3D <&bridge_out_conn>; + }; + }; + }; + leds { compatible =3D "gpio-leds"; pinctrl-names =3D "default"; @@ -132,6 +143,90 @@ ethphy: ethernet-phy@0 { }; }; =20 +&gpio4 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_gpio4>; + + dsi_mux_sel_hdmi: dsi-mux-sel-hdmi-hog { + gpio-hog; + gpios =3D <14 GPIO_ACTIVE_HIGH>; + output-high; + line-name =3D "dsi-mux-sel"; + }; + + dsi_mux_sel_lvds: dsi-mux-sel-lvds-hog { + gpio-hog; + gpios =3D <14 GPIO_ACTIVE_HIGH>; + output-low; + line-name =3D "dsi-mux-sel"; + status =3D "disabled"; + }; + + dsi-mux-oe-hog { + gpio-hog; + gpios =3D <15 GPIO_ACTIVE_LOW>; + output-high; + line-name =3D "dsi-mux-oe"; + }; +}; + +&i2c3 { + clock-frequency =3D <400000>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_i2c3>; + status =3D "okay"; + + hdmi: hdmi@39 { + compatible =3D "adi,adv7535"; + reg =3D <0x39>; + + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_adv7535>; + + interrupt-parent =3D <&gpio4>; + interrupts =3D <16 IRQ_TYPE_LEVEL_LOW>; + + adi,dsi-lanes =3D <4>; + + a2vdd-supply =3D <®_vdd_1v8>; + avdd-supply =3D <®_vdd_1v8>; + dvdd-supply =3D <®_vdd_1v8>; + pvdd-supply =3D <®_vdd_1v8>; + v1p2-supply =3D <®_vdd_1v8>; + v3p3-supply =3D <®_vdd_3v3>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + bridge_in_dsi_hdmi: endpoint { + remote-endpoint =3D <&dsi_out_bridge>; + }; + }; + + port@1 { + reg =3D <1>; + + bridge_out_conn: endpoint { + remote-endpoint =3D <&hdmi_in_conn>; + }; + }; + }; + }; + + lvds: bridge@2c { + compatible =3D "ti,sn65dsi84"; + reg =3D <0x2c>; + enable-gpios =3D <&gpio4 26 GPIO_ACTIVE_HIGH>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_sn65dsi84>; + status =3D "disabled"; + }; +}; + &i2c4 { clock-frequency =3D <100000>; pinctrl-names =3D "default"; @@ -144,6 +239,30 @@ rx8900: rtc@32 { }; }; =20 +&lcdif { + status =3D "okay"; +}; + +&mipi_dsi { + samsung,esc-clock-frequency =3D <54000000>; + /* + * Let the driver calculate an appropriate clock rate based on the pixel + * clock instead of using the fixed value from imx8mm.dtsi. + */ + /delete-property/ samsung,pll-clock-frequency; + status =3D "okay"; + + ports { + port@1 { + reg =3D <1>; + + dsi_out_bridge: endpoint { + remote-endpoint =3D <&bridge_in_dsi_hdmi>; + }; + }; + }; +}; + &pwm2 { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pwm2>; @@ -207,6 +326,12 @@ &iomuxc { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_gpio>; =20 + pinctrl_adv7535: adv7535grp { + fsl,pins =3D < + MX8MM_IOMUXC_SAI1_TXD4_GPIO4_IO16 0x19 + >; + }; + pinctrl_can: cangrp { fsl,pins =3D < MX8MM_IOMUXC_SAI3_RXFS_GPIO4_IO28 0x19 @@ -277,6 +402,20 @@ MX8MM_IOMUXC_SAI3_MCLK_GPIO5_IO2 0x19 >; }; =20 + pinctrl_gpio4: gpio4grp { + fsl,pins =3D < + MX8MM_IOMUXC_SAI1_TXD2_GPIO4_IO14 0x19 + MX8MM_IOMUXC_SAI1_TXD3_GPIO4_IO15 0x19 + >; + }; + + pinctrl_i2c3: i2c3grp { + fsl,pins =3D < + MX8MM_IOMUXC_I2C3_SCL_I2C3_SCL 0x40000083 + MX8MM_IOMUXC_I2C3_SDA_I2C3_SDA 0x40000083 + >; + }; + pinctrl_i2c4: i2c4grp { fsl,pins =3D < MX8MM_IOMUXC_I2C4_SCL_I2C4_SCL 0x40000083 @@ -290,6 +429,13 @@ MX8MM_IOMUXC_SPDIF_RX_PWM2_OUT 0x19 >; }; =20 + pinctrl_sn65dsi84: sn65dsi84grp { + fsl,pins =3D < + MX8MM_IOMUXC_SAI2_TXD0_GPIO4_IO26 0x19 + MX8MM_IOMUXC_SD2_WP_GPIO2_IO20 0x19 + >; + }; + pinctrl_uart1: uart1grp { fsl,pins =3D < MX8MM_IOMUXC_SAI2_RXC_UART1_DCE_RX 0x0 --=20 2.45.2 From nobody Fri Dec 19 19:19:05 2025 Received: from mail.fris.de (mail.fris.de [116.203.77.234]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 786321D1F70; Tue, 6 Aug 2024 13:35:06 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=116.203.77.234 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1722951308; cv=none; b=uMXJug8lqFv+HegqYuNflGWojIdPbJ5a2Kr//0VqOSn9/JNx2ANl/prgXy/E1JPf4stJ/kVeK7tmji5Gr61l8/V4zc+EkwOw0p6SpZM19TuMQhSz1oxrAQbzHrSlZmpDiHsyfuVo42XCdODQFS+m8uZ4EK3R7UIDZTU9XJ55pXM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1722951308; c=relaxed/simple; bh=+rcwjnlVUXpMP0DLLVDC43f15ije4+YjD0I5MJMDpRU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=j0x23pybAO7GJY4iGZYt1vWq3xCnT7ORcCmqRpdocC7rFN1url8pFI2PlSxebyO7FIGlzGSldG4Sh6+Dtso8rAdr3f1x5Nb2vLPCsUh04tycwxWycn7utzwPuGrChOIkS3/72scE+GY7cmWBj6MrQ0+fz264Eko7E7dq7nRS9qo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fris.de; spf=fail smtp.mailfrom=fris.de; dkim=pass (2048-bit key) header.d=fris.de header.i=@fris.de header.b=oj4gNLkL; arc=none smtp.client-ip=116.203.77.234 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fris.de Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=fris.de Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=fris.de header.i=@fris.de header.b="oj4gNLkL" Received: from [127.0.0.1] (localhost [127.0.0.1]) by localhost (Mailerdaemon) with ESMTPSA id B6D48BFBCA; Tue, 6 Aug 2024 15:35:03 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=fris.de; s=dkim; t=1722951304; h=from:subject:date:message-id:to:cc:mime-version: content-transfer-encoding:in-reply-to:references; bh=yYAWlvlFpcv953bwrA/R1Uh/nypbpFD6Q8hQPr+IE80=; b=oj4gNLkL5w7jiNzhUxrADUMvq9ZtRM22/fsBc8MoR2o4+j/DjD6U+py15/IaE3RSgC3iqe EgrGPV9fiTy+mMUU1c7WO8JJ39gWGPP54zvJXsVdl5FrpKeYV0nrxcy9mMB6Y4OIRSbiLM odXCO5g8meE0dV/zUTSoha6sUVP+GMufvSdB7br1aP1hden0Y1A42uOoMGC5X1NLu/NJQ4 4TBC6BBRBBTMW5FajZ7pArti/k4plOgf5KKquFWkYiB8jeuCCUSYINLbseDCIMxC1hnMRZ 7AfBTHc2ZcR+8jh+vP9NTnY5ysfMOa16bUE3E6VHllcV0QxaRq8fcMdvuHcUow== From: Frieder Schrempf To: Conor Dooley , devicetree@vger.kernel.org, imx@lists.linux.dev, Krzysztof Kozlowski , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Rob Herring , Sascha Hauer , Shawn Guo Cc: Frieder Schrempf , Alexander Stein , Fabio Estevam , Francesco Dolcini , Gregor Herburger , Hugo Villeneuve , Joao Paulo Goncalves , Mathieu Othacehe , Parthiban Nallathambi , Pengutronix Kernel Team Subject: [PATCH 4/4] arm64: dts: imx8mm-kontron: Add DL (Display-Line) overlay with LVDS support Date: Tue, 6 Aug 2024 15:33:02 +0200 Message-ID: <20240806133352.440922-5-frieder@fris.de> In-Reply-To: <20240806133352.440922-1-frieder@fris.de> References: <20240806133352.440922-1-frieder@fris.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Last-TLS-Session-Version: TLSv1.3 Content-Type: text/plain; charset="utf-8" From: Frieder Schrempf The Kontron Electronics DL i.MX8MM consists of the BL i.MX8MM board and a 7" LVDS panel. Provide an overlay that enables the panel. Signed-off-by: Frieder Schrempf --- Note: This currently throws the following warnings: Warning (graph_port): /fragment@3: graph port node name should be 'port' Warning (graph_endpoint): /fragment@3/__overlay__: graph endpoint node name= should be 'endpoint' Warning (graph_endpoint): /fragment@3/__overlay__: graph connection to node= '/fragment@7/__overlay__/ports/port@0/endpoint' is not bidirectional There is the following commit in DTC that relaxes these checks and will eventually resolve these warnings: 84b056a89d ("checks: relax graph checks for overlays") https://git.kernel.org/pub/scm/utils/dtc/dtc.git/commit/?id=3D84b056a89d3c5= b6cf6c5eeeafd4c4b14d6333aa9 --- arch/arm64/boot/dts/freescale/Makefile | 4 + .../boot/dts/freescale/imx8mm-kontron-dl.dtso | 210 ++++++++++++++++++ 2 files changed, 214 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx8mm-kontron-dl.dtso diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/f= reescale/Makefile index f04c22b7de72e..d8af069139920 100644 --- a/arch/arm64/boot/dts/freescale/Makefile +++ b/arch/arm64/boot/dts/freescale/Makefile @@ -244,6 +244,10 @@ dtb-$(CONFIG_ARCH_MXC) +=3D imx93-tqma9352-mba93xxla.d= tb dtb-$(CONFIG_ARCH_MXC) +=3D imx93-var-som-symphony.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx95-19x19-evk.dtb =20 +imx8mm-kontron-dl-dtbs :=3D imx8mm-kontron-bl.dtb imx8mm-kontron-dl.dtbo + +dtb-$(CONFIG_ARCH_MXC) +=3D imx8mm-kontron-dl.dtb + imx8mm-venice-gw72xx-0x-imx219-dtbs :=3D imx8mm-venice-gw72xx-0x.dtb imx8m= m-venice-gw72xx-0x-imx219.dtbo imx8mm-venice-gw72xx-0x-rpidsi-dtbs :=3D imx8mm-venice-gw72xx-0x.dtb imx8m= m-venice-gw72xx-0x-rpidsi.dtbo imx8mm-venice-gw72xx-0x-rs232-rts-dtbs :=3D imx8mm-venice-gw72xx-0x.dtb im= x8mm-venice-gw72xx-0x-rs232-rts.dtbo diff --git a/arch/arm64/boot/dts/freescale/imx8mm-kontron-dl.dtso b/arch/ar= m64/boot/dts/freescale/imx8mm-kontron-dl.dtso new file mode 100644 index 0000000000000..b2d593d700e2d --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8mm-kontron-dl.dtso @@ -0,0 +1,210 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (C) 2023 Kontron Electronics GmbH + */ + +/dts-v1/; +/plugin/; + +#include +#include "imx8mm-pinfunc.h" + +&{/} { + compatible =3D "kontron,imx8mm-bl", "kontron,imx8mm-sl", "fsl,imx8mm"; + + backlight: backlight { + compatible =3D "pwm-backlight"; + pwms =3D <&pwm1 0 50000 0>; + brightness-levels =3D <0 100>; + num-interpolated-steps =3D <100>; + default-brightness-level =3D <100>; + }; + + panel { + compatible =3D "jenson,bl-jt60050-01a", "panel-lvds"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_panel>; + backlight =3D <&backlight>; + data-mapping =3D "vesa-24"; + enable-gpios =3D <&gpio3 19 GPIO_ACTIVE_HIGH>; + height-mm =3D <86>; + width-mm =3D <154>; + + panel-timing { + clock-frequency =3D <51200000>; + hactive =3D <1024>; + vactive =3D <600>; + hsync-len =3D <1>; + hfront-porch =3D <160>; + hback-porch =3D <160>; + vsync-len =3D <1>; + vfront-porch =3D <12>; + vback-porch =3D <23>; + }; + + port { + panel_out_bridge: endpoint { + remote-endpoint =3D <&bridge_out_panel>; + }; + }; + }; +}; + +&dsi_mux_sel_hdmi { + status =3D "disabled"; +}; + +&dsi_mux_sel_lvds { + status =3D "okay"; +}; + +&dsi_out_bridge { + remote-endpoint =3D <&bridge_in_dsi_lvds>; +}; + +&gpio3 { + panel-rst-hog { + gpio-hog; + gpios =3D <20 GPIO_ACTIVE_HIGH>; + output-high; + line-name =3D "panel-reset"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_panel_rst>; + }; + + panel-stby-hog { + gpio-hog; + gpios =3D <21 GPIO_ACTIVE_HIGH>; + output-high; + line-name =3D "panel-standby"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_panel_stby>; + }; + + panel-hinv-hog { + gpio-hog; + gpios =3D <24 GPIO_ACTIVE_HIGH>; + output-high; + line-name =3D "panel-horizontal-invert"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_panel_hinv>; + }; + + panel-vinv-hog { + gpio-hog; + gpios =3D <25 GPIO_ACTIVE_HIGH>; + output-low; + line-name =3D "panel-vertical-invert"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_panel_vinv>; + }; +}; + +&hdmi { + status =3D "disabled"; +}; + +&i2c2 { + clock-frequency =3D <400000>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_i2c2>; + status =3D "okay"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + gt911@5d { + compatible =3D "goodix,gt928"; + reg =3D <0x5d>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_touch>; + interrupt-parent =3D <&gpio3>; + interrupts =3D <22 8>; + reset-gpios =3D <&gpio3 23 0>; + irq-gpios =3D <&gpio3 22 0>; + }; +}; + +&lvds { + status =3D "okay"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + bridge_in_dsi_lvds: endpoint { + remote-endpoint =3D <&dsi_out_bridge>; + data-lanes =3D <1 2>; + }; + }; + + port@2 { + reg =3D <2>; + + bridge_out_panel: endpoint { + remote-endpoint =3D <&panel_out_bridge>; + }; + }; + }; +}; + +&pwm1 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_pwm1>; + status =3D "okay"; +}; + +&iomuxc { + pinctrl_i2c2: i2c2grp { + fsl,pins =3D < + MX8MM_IOMUXC_I2C2_SCL_I2C2_SCL 0x40000083 + MX8MM_IOMUXC_I2C2_SDA_I2C2_SDA 0x40000083 + >; + }; + + pinctrl_panel: panelgrp { + fsl,pins =3D < + MX8MM_IOMUXC_SAI5_RXFS_GPIO3_IO19 0x19 + >; + }; + + pinctrl_panel_hinv: panelhinvgrp { + fsl,pins =3D < + MX8MM_IOMUXC_SAI5_RXD3_GPIO3_IO24 0x19 + >; + }; + + pinctrl_panel_rst: panelrstgrp { + fsl,pins =3D < + MX8MM_IOMUXC_SAI5_RXC_GPIO3_IO20 0x19 + >; + }; + + pinctrl_panel_stby: panelstbygrp { + fsl,pins =3D < + MX8MM_IOMUXC_SAI5_RXD0_GPIO3_IO21 0x19 + >; + }; + + pinctrl_panel_vinv: panelvinvgrp { + fsl,pins =3D < + MX8MM_IOMUXC_SAI5_MCLK_GPIO3_IO25 0x19 + >; + }; + + pinctrl_pwm1: pwm1grp { + fsl,pins =3D < + MX8MM_IOMUXC_SPDIF_EXT_CLK_PWM1_OUT 0x6 + >; + }; + + pinctrl_touch: touchgrp { + fsl,pins =3D < + MX8MM_IOMUXC_SAI5_RXD1_GPIO3_IO22 0x19 + MX8MM_IOMUXC_SAI5_RXD2_GPIO3_IO23 0x19 + >; + }; +}; --=20 2.45.2