From nobody Thu Dec 18 08:34:04 2025 Received: from mail-pl1-f173.google.com (mail-pl1-f173.google.com [209.85.214.173]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 63E8C176AC1 for ; Thu, 25 Jul 2024 08:33:06 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.173 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1721896389; cv=none; b=JlCI8Va/TSOGXPsRfxnRUhd1hq86hHVpK2sQ3yd5DcR+Y4cn/N437JhesjX5SIIvmdGpyUJQRbUOLkOpKOrcJwvHhX5bYqNdJyuhUmogoxHo1Dcix9n3cLe+my8jQe+Uh+yukqRnFB+1Ss3CjL6NALdOSxJSYQPAH9q0o89AsmY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1721896389; c=relaxed/simple; bh=tRwiaIREmNyUclfaZ0U3ccAP2vX2NOjaodM4tLC9coU=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References; b=HUfYSSApGCD5vxXPuuWFaeCRuWosabYyCZrCkZsH6Jp2gnmg8kSI8vcE1bnWGWaYv+SStuKRBo3Tzr5KAt+WnEG/+0AhTwahWgcO8tVOU+pBhzKvgEMj++BhgqMILR5WNsEU8ACVLntr8O/W5eBDdWPZPcFCih0DeSfDrnGGyzM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=huaqin.corp-partner.google.com; spf=pass smtp.mailfrom=huaqin.corp-partner.google.com; dkim=pass (2048-bit key) header.d=huaqin-corp-partner-google-com.20230601.gappssmtp.com header.i=@huaqin-corp-partner-google-com.20230601.gappssmtp.com header.b=srxC0pOy; arc=none smtp.client-ip=209.85.214.173 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=huaqin.corp-partner.google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=huaqin.corp-partner.google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=huaqin-corp-partner-google-com.20230601.gappssmtp.com header.i=@huaqin-corp-partner-google-com.20230601.gappssmtp.com header.b="srxC0pOy" Received: by mail-pl1-f173.google.com with SMTP id d9443c01a7336-1fc49c0aaffso5054895ad.3 for ; Thu, 25 Jul 2024 01:33:06 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=huaqin-corp-partner-google-com.20230601.gappssmtp.com; s=20230601; t=1721896385; x=1722501185; darn=vger.kernel.org; h=references:in-reply-to:message-id:date:subject:cc:to:from:from:to :cc:subject:date:message-id:reply-to; bh=P1cIyFfiNPgofzsFP+k9uE4hAkyuSgiUQpvXenggHas=; b=srxC0pOyW+cXh3M53aie/yqVtwNi78qUO+yZVWGDOoltg5Mm+x1CRW2t1lS3sb1KBj Qrx3jezd/BtNLre2FpdiF8BgiUmcgGvGt9cF3r2fq6GUrGanmD+2xu0H6wlw5i2QXTmc QWAsYGiYtMi6BE0orXUtvMwl2ga14BdIRri9gu1PUqDqJ9Ld0HDCD6Z8aLwlvFIfQbJH MO6k+ct2rF6XKJV5grAzDKe723OyaH12p7W181Ys/HisvnoA2JSnBULz7U1eUib1bFxu 381Aw4qd36PdOOQAlwsboohfypRZG+7+VghoPyssmff8fg25MS8nwIIAf+/WyvHgFfHq DdIQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1721896385; x=1722501185; h=references:in-reply-to:message-id:date:subject:cc:to:from :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=P1cIyFfiNPgofzsFP+k9uE4hAkyuSgiUQpvXenggHas=; b=nhYcm0Q22bdd9whdAhFTNWTKRQW0iqx8iIxBWvHXaJSu3b/Fd3HygIgAvyGO34QI39 5F/3VTslIqefVBKFEXsYgljD8GertvEGzmQfChtnJqx/8TQwXHekzHmboGl59EIPcWBG KW1crTcneC3x614Bp5XlVb+0UuuQO0Mo1YxAoF7n5vJJk+DaS8h79B9v9OWZw5OzLoFs 4NIALGPNZ9ND/2luiaU883nP+z36xhrvoJyirawbEKcM6irMnRKpgRcZvGiKZA/Qzp3b N+UOn76rSXf3poa/HiH0fmgoGgjR0HS1A47JS8lBebPGppspu4LzzmtvaEUGcIoC8qJk 4/2g== X-Forwarded-Encrypted: i=1; AJvYcCV5QPFuU2sQ5BtL8a4XD6IMaT0oYs/TXNikKYrLULOW7Ne4WFG4sjpbrF/4ezKqjysOEqAAcfc1410JJu5KZViHSLpPIXd6aDfEG0DD X-Gm-Message-State: AOJu0YxgX1v3Lyf1SmSthxz8HEBvp0QfCt1kK00czKkiQyCdpR+U4WAZ 7AUFB+uPV2Qh3mCh5YUZWNPBv56NGj9RQnUKwiVqOYIEw10LqVIMdQzwtXXbiPE= X-Google-Smtp-Source: AGHT+IHTS8RJYTflUeDiBY/hXiRtL6ZK1PFmiCuWqxGoTA8NI92QylQX8WpBgHaNKPCfbFzqtkQgjg== X-Received: by 2002:a17:902:f68d:b0:1f9:c508:acd5 with SMTP id d9443c01a7336-1fed920b957mr14508575ad.5.1721896385467; Thu, 25 Jul 2024 01:33:05 -0700 (PDT) Received: from lvzhaoxiong-KLVC-WXX9.huaqin.com ([116.66.212.162]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-1fed7ff9086sm8595595ad.302.2024.07.25.01.33.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 25 Jul 2024 01:33:04 -0700 (PDT) From: Zhaoxiong Lv To: neil.armstrong@linaro.org, quic_jesszhan@quicinc.com, maarten.lankhorst@linux.intel.com, mripard@kernel.org, tzimmermann@suse.de, dianders@chromium.org, hsinyi@google.com, airlied@gmail.com, daniel@ffwll.ch, jagan@edgeble.ai Cc: dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Zhaoxiong Lv Subject: [PATCH v1 1/2] drm/panel: jd9365da: Move the sending location of the 11/29 command Date: Thu, 25 Jul 2024 16:32:44 +0800 Message-Id: <20240725083245.12253-2-lvzhaoxiong@huaqin.corp-partner.google.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20240725083245.12253-1-lvzhaoxiong@huaqin.corp-partner.google.com> References: <20240725083245.12253-1-lvzhaoxiong@huaqin.corp-partner.google.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Move the 11/29 command from enable() to init() function As mentioned in the patch: https://lore.kernel.org/all/20240624141926.5250-2-lvzhaoxiong@huaqin.corp-p= artner.google.com/ Our DSI host has different modes in prepare() and enable() functions. prepare() is in LP mode and enable() is in HS mode. Since the 11/29 command must also be sent in LP mode, so we also move 11/29 command to the init() function. After moving the 11/29 command to the init() function, we no longer need additional delay judgment, so we delete variables "exit_sleep_to_display_on_delay_ms" and "display_on_delay_ms". Signed-off-by: Zhaoxiong Lv --- .../gpu/drm/panel/panel-jadard-jd9365da-h3.c | 59 ++++++++++--------- 1 file changed, 32 insertions(+), 27 deletions(-) diff --git a/drivers/gpu/drm/panel/panel-jadard-jd9365da-h3.c b/drivers/gpu= /drm/panel/panel-jadard-jd9365da-h3.c index 04d315d96bff..ce73e8cb1db5 100644 --- a/drivers/gpu/drm/panel/panel-jadard-jd9365da-h3.c +++ b/drivers/gpu/drm/panel/panel-jadard-jd9365da-h3.c @@ -31,8 +31,6 @@ struct jadard_panel_desc { bool reset_before_power_off_vcioo; unsigned int vcioo_to_lp11_delay_ms; unsigned int lp11_to_reset_delay_ms; - unsigned int exit_sleep_to_display_on_delay_ms; - unsigned int display_on_delay_ms; unsigned int backlight_off_to_display_off_delay_ms; unsigned int display_off_to_enter_sleep_delay_ms; unsigned int enter_sleep_to_reset_down_delay_ms; @@ -66,26 +64,6 @@ static inline struct jadard *panel_to_jadard(struct drm_= panel *panel) return container_of(panel, struct jadard, panel); } =20 -static int jadard_enable(struct drm_panel *panel) -{ - struct jadard *jadard =3D panel_to_jadard(panel); - struct mipi_dsi_multi_context dsi_ctx =3D { .dsi =3D jadard->dsi }; - - msleep(120); - - mipi_dsi_dcs_exit_sleep_mode_multi(&dsi_ctx); - - if (jadard->desc->exit_sleep_to_display_on_delay_ms) - mipi_dsi_msleep(&dsi_ctx, jadard->desc->exit_sleep_to_display_on_delay_m= s); - - mipi_dsi_dcs_set_display_on_multi(&dsi_ctx); - - if (jadard->desc->display_on_delay_ms) - mipi_dsi_msleep(&dsi_ctx, jadard->desc->display_on_delay_ms); - - return dsi_ctx.accum_err; -} - static int jadard_disable(struct drm_panel *panel) { struct jadard *jadard =3D panel_to_jadard(panel); @@ -202,7 +180,6 @@ static const struct drm_panel_funcs jadard_funcs =3D { .disable =3D jadard_disable, .unprepare =3D jadard_unprepare, .prepare =3D jadard_prepare, - .enable =3D jadard_enable, .get_modes =3D jadard_get_modes, .get_orientation =3D jadard_panel_get_orientation, }; @@ -382,6 +359,12 @@ static int radxa_display_8hd_ad002_init_cmds(struct ja= dard *jadard) =20 jd9365da_switch_page(&dsi_ctx, 0x00); =20 + mipi_dsi_msleep(&dsi_ctx, 120); + + mipi_dsi_dcs_exit_sleep_mode_multi(&dsi_ctx); + + mipi_dsi_dcs_set_display_on_multi(&dsi_ctx); + return dsi_ctx.accum_err; }; =20 @@ -608,6 +591,12 @@ static int cz101b4001_init_cmds(struct jadard *jadard) mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xE6, 0x02); mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xE7, 0x0C); =20 + mipi_dsi_msleep(&dsi_ctx, 120); + + mipi_dsi_dcs_exit_sleep_mode_multi(&dsi_ctx); + + mipi_dsi_dcs_set_display_on_multi(&dsi_ctx); + return dsi_ctx.accum_err; }; =20 @@ -831,6 +820,16 @@ static int kingdisplay_kd101ne3_init_cmds(struct jadar= d *jadard) =20 jd9365da_switch_page(&dsi_ctx, 0x00); =20 + mipi_dsi_msleep(&dsi_ctx, 120); + + mipi_dsi_dcs_exit_sleep_mode_multi(&dsi_ctx); + + mipi_dsi_msleep(&dsi_ctx, 120); + + mipi_dsi_dcs_set_display_on_multi(&dsi_ctx); + + mipi_dsi_msleep(&dsi_ctx, 20); + return dsi_ctx.accum_err; }; =20 @@ -859,8 +858,6 @@ static const struct jadard_panel_desc kingdisplay_kd101= ne3_40ti_desc =3D { .reset_before_power_off_vcioo =3D true, .vcioo_to_lp11_delay_ms =3D 5, .lp11_to_reset_delay_ms =3D 10, - .exit_sleep_to_display_on_delay_ms =3D 120, - .display_on_delay_ms =3D 20, .backlight_off_to_display_off_delay_ms =3D 100, .display_off_to_enter_sleep_delay_ms =3D 50, .enter_sleep_to_reset_down_delay_ms =3D 100, @@ -1074,6 +1071,16 @@ static int melfas_lmfbx101117480_init_cmds(struct ja= dard *jadard) mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xe6, 0x02); mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xe7, 0x06); =20 + mipi_dsi_msleep(&dsi_ctx, 120); + + mipi_dsi_dcs_exit_sleep_mode_multi(&dsi_ctx); + + mipi_dsi_msleep(&dsi_ctx, 120); + + mipi_dsi_dcs_set_display_on_multi(&dsi_ctx); + + mipi_dsi_msleep(&dsi_ctx, 20); + return dsi_ctx.accum_err; }; =20 @@ -1102,8 +1109,6 @@ static const struct jadard_panel_desc melfas_lmfbx101= 117480_desc =3D { .reset_before_power_off_vcioo =3D true, .vcioo_to_lp11_delay_ms =3D 5, .lp11_to_reset_delay_ms =3D 10, - .exit_sleep_to_display_on_delay_ms =3D 120, - .display_on_delay_ms =3D 20, .backlight_off_to_display_off_delay_ms =3D 100, .display_off_to_enter_sleep_delay_ms =3D 50, .enter_sleep_to_reset_down_delay_ms =3D 100, --=20 2.17.1 From nobody Thu Dec 18 08:34:04 2025 Received: from mail-pl1-f170.google.com (mail-pl1-f170.google.com [209.85.214.170]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2FAFC17BB1B for ; Thu, 25 Jul 2024 08:33:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.170 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1721896393; cv=none; b=HdhNlahafLU91SRxRa3FsZHfCP5JIX1YgTk/icRMKEzoiSZpJNcNELtHd8+rfwTj+v85XlkNsy2zmrajY5PcxnHq1IM9UPj3gAuM0D31J4w2zcd0VIHB53NHi1iiy0SOm62egPgTNMM5cy8zcgACZZeFMZsKtz0wm3MVpqxK/8w= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1721896393; c=relaxed/simple; bh=NysROWiy+W2KMYMm8JGHDd5bcezbhKyQ4VazOsAOR4U=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References; b=A+LhAgsMImTKal/5iyjKzZ/f2sPjIIAi2/e5m6kWQn3iQYX7akd/H6ySMuUhJUNasQz1hv2X9TvNwqG7R7CiMw4kpsAROvpCnVjv2sic7hf9M7pTtBTWY7dBsANB6reFQ1owrJvPr/R/uHe2H+sgMbyedVqxHeY+ix2BgvMM+cM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=huaqin.corp-partner.google.com; spf=pass smtp.mailfrom=huaqin.corp-partner.google.com; dkim=pass (2048-bit key) header.d=huaqin-corp-partner-google-com.20230601.gappssmtp.com header.i=@huaqin-corp-partner-google-com.20230601.gappssmtp.com header.b=zJwvEGz+; arc=none smtp.client-ip=209.85.214.170 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=huaqin.corp-partner.google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=huaqin.corp-partner.google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=huaqin-corp-partner-google-com.20230601.gappssmtp.com header.i=@huaqin-corp-partner-google-com.20230601.gappssmtp.com header.b="zJwvEGz+" Received: by mail-pl1-f170.google.com with SMTP id d9443c01a7336-1fc569440e1so6055535ad.3 for ; Thu, 25 Jul 2024 01:33:11 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=huaqin-corp-partner-google-com.20230601.gappssmtp.com; s=20230601; t=1721896391; x=1722501191; darn=vger.kernel.org; h=references:in-reply-to:message-id:date:subject:cc:to:from:from:to :cc:subject:date:message-id:reply-to; bh=30WwC7xF4wqRXYdTsITwiTq4M3u3wouKo8DLJsogsOg=; b=zJwvEGz+teFY/jGTxIlGXFYsbjf0XnUxW1kuIOB6LemxQlLFWB/eVSdXXebyI+q/g5 MKyE2XN9uxoUcIL8IRwxNypNMXf0kqOo3D3Hwy824SP1X6rtAUJEpEb2AczgezByUhTt 773cTHGnhvdYuzve6Tl1/VAQzyJ4gpWhUL8sMc6vvWAv1Bftk+iU4q9iX6a/xQ7xC//1 StXWxOi+j2+ycj1tP3Zwo8usZ7Ue3ksp56c6fYUb1R9V9vq0q+8tK2KGTyuiUvHa2HrE bCVmP2t3C6k2akZ83l1dbMTjfg9JKfQ11lo/GUvQa9WJ25L8ncEFa7sjyD9GLOUbpY1u Z20Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1721896391; x=1722501191; h=references:in-reply-to:message-id:date:subject:cc:to:from :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=30WwC7xF4wqRXYdTsITwiTq4M3u3wouKo8DLJsogsOg=; b=YbSksqqXQwVaNB3KC2kicZOyLaX3RpR8+B7QBk9IebPhUGA8IxDedUcmHBUnN3NVs4 QtV2T0rK4SNsd1wKKgzlWZU0YLAtGJVtyVe6xBDYgc0Ylishzz5Ktn1hknNggRVFLHdl ZHIsP60ebBLmVpNcxtLjoK7QJsrT8MC0FekYuHVX4AoxBEou3TdhRXkqbRrO+9KTFxTw su+3AED6EKQ+Gd6WwgLG7j5AK8b+iVclmK15fQaOklo2Ha2kVFEdIRYPHtrJwSun16xO kjqM7WHRpHUkGcxbDiijNvEmCoVI8a7UIUewstNxJx6Mg+8ISxrMBDTCBnTxd/PaHVUH i8eA== X-Forwarded-Encrypted: i=1; AJvYcCWntt8vEAW2z1FfkBpF07cquc27cE+3Mn5piF+K8ivg5cEQhxmYGL8VWNNvZxF+emBBJKWwPC6CTX7j2xMUbm0urGGPHoLhpAQG6SwU X-Gm-Message-State: AOJu0Yx7jIyMhe58U4h5/DZJi3mE43pWt1w4o/vxwxxMBKekWC68PATc Q/EyCJbGZthb166z7h0dR1V/Yf25pwX3TZ9E52vOJkI9B+iWy3wsTH7manKXNn4= X-Google-Smtp-Source: AGHT+IGbr51RozlEceTw/4wKNvo8hmR6J1IdnMHUkKsnQG6xKcoPWLQWQeH1Q/3w11hGQOdfvdL1MQ== X-Received: by 2002:a17:902:e746:b0:1fb:a1cb:cb25 with SMTP id d9443c01a7336-1fed3aed419mr25323835ad.40.1721896391372; Thu, 25 Jul 2024 01:33:11 -0700 (PDT) Received: from lvzhaoxiong-KLVC-WXX9.huaqin.com ([116.66.212.162]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-1fed7ff9086sm8595595ad.302.2024.07.25.01.33.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 25 Jul 2024 01:33:10 -0700 (PDT) From: Zhaoxiong Lv To: neil.armstrong@linaro.org, quic_jesszhan@quicinc.com, maarten.lankhorst@linux.intel.com, mripard@kernel.org, tzimmermann@suse.de, dianders@chromium.org, hsinyi@google.com, airlied@gmail.com, daniel@ffwll.ch, jagan@edgeble.ai Cc: dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Zhaoxiong Lv Subject: [PATCH v1 2/2] drm/panel: jd9365da: Modify the init code of Melfas Date: Thu, 25 Jul 2024 16:32:45 +0800 Message-Id: <20240725083245.12253-3-lvzhaoxiong@huaqin.corp-partner.google.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20240725083245.12253-1-lvzhaoxiong@huaqin.corp-partner.google.com> References: <20240725083245.12253-1-lvzhaoxiong@huaqin.corp-partner.google.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Modify the Melfas panel init code to satisfy the gamma value of 2.2 Signed-off-by: Zhaoxiong Lv Acked-by: Jessica Zhang --- .../gpu/drm/panel/panel-jadard-jd9365da-h3.c | 78 +++++++++---------- 1 file changed, 39 insertions(+), 39 deletions(-) diff --git a/drivers/gpu/drm/panel/panel-jadard-jd9365da-h3.c b/drivers/gpu= /drm/panel/panel-jadard-jd9365da-h3.c index ce73e8cb1db5..44897e5218a6 100644 --- a/drivers/gpu/drm/panel/panel-jadard-jd9365da-h3.c +++ b/drivers/gpu/drm/panel/panel-jadard-jd9365da-h3.c @@ -873,22 +873,22 @@ static int melfas_lmfbx101117480_init_cmds(struct jad= ard *jadard) jd9365da_switch_page(&dsi_ctx, 0x01); mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x0c, 0x74); mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x17, 0x00); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x18, 0xbf); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x19, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x18, 0xd7); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x19, 0x01); mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x1a, 0x00); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x1b, 0xbf); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x1c, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x1b, 0xd7); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x1c, 0x01); mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x1f, 0x70); mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x20, 0x2d); mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x21, 0x2d); mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x22, 0x7e); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x24, 0xfe); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x24, 0xfd); mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x37, 0x19); mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x35, 0x28); mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x38, 0x05); mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x39, 0x08); mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3a, 0x12); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3c, 0x78); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3c, 0x7e); mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3d, 0xff); mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3e, 0xff); mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3f, 0x7f); @@ -899,47 +899,47 @@ static int melfas_lmfbx101117480_init_cmds(struct jad= ard *jadard) mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x0c, 0x74); mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x55, 0x02); mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x56, 0x01); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x57, 0x8e); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x57, 0x6a); mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x58, 0x09); mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x59, 0x0a); mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5a, 0x2e); mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5b, 0x1a); mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5c, 0x15); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5d, 0x7f); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5e, 0x69); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5f, 0x59); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x60, 0x4e); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x61, 0x4c); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x62, 0x40); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x63, 0x45); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x64, 0x30); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x65, 0x4a); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x66, 0x49); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x67, 0x4a); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x68, 0x68); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x69, 0x57); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6a, 0x5b); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6b, 0x4e); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6c, 0x49); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5d, 0x73); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5e, 0x56); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5f, 0x43); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x60, 0x38); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x61, 0x36); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x62, 0x28); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x63, 0x2f); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x64, 0x19); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x65, 0x32); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x66, 0x31); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x67, 0x31); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x68, 0x4f); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x69, 0x3e); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6a, 0x47); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6b, 0x36); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6c, 0x31); mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6d, 0x24); mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6e, 0x12); mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6f, 0x02); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x70, 0x7f); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x71, 0x69); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x72, 0x59); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x73, 0x4e); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x74, 0x4c); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x75, 0x40); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x76, 0x45); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x77, 0x30); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x78, 0x4a); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x79, 0x49); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7a, 0x4a); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7b, 0x68); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7c, 0x57); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7d, 0x5b); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7e, 0x4e); - mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7f, 0x49); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x70, 0x73); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x71, 0x56); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x72, 0x43); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x73, 0x38); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x74, 0x36); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x75, 0x28); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x76, 0x2f); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x77, 0x19); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x78, 0x32); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x79, 0x31); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7a, 0x31); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7b, 0x4f); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7c, 0x3e); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7d, 0x47); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7e, 0x36); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7f, 0x31); mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x80, 0x24); mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x81, 0x12); mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x82, 0x02); --=20 2.17.1