From nobody Tue Dec 16 12:48:25 2025 Received: from gloria.sntech.de (gloria.sntech.de [185.11.138.130]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9441E13AD26 for ; Sat, 20 Jul 2024 21:09:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.11.138.130 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1721509750; cv=none; b=lYWb3OPIg5sNrbcyapxUwEtBbbqizXfYD1SPcn5VyGgTjmReHjXJhpvOucdjUzKw9xnV0l0Ru8BHdt3Zv6a/I/qQgI7BMub0TDL25pypux2ynf+RkZ+eM8PPJkT1WMeSAMMi0TV+DuZD0OwEWm1uzaITF14IhO5VOteTWu9/W0E= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1721509750; c=relaxed/simple; bh=hMSyXDkQmSWdq22l5z289yz2Q5mGIwsWjsSxxg3aZoQ=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=T8VyeEA40BdL/fO+1K4lLuuzAjLZJ1uBGWyTk3EOgtjdmxHhAs60p2b+iIlJxxCc5/0GUV2c8Z79D/1HCYnn0213blQopBzBS6RTb8kvMQsymfTTEltVsI7WacIuEbXnIj9jM68xi/fkNn6RmMUahUKzx+IyAmvWSZ9BjNj3FAk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de; spf=pass smtp.mailfrom=sntech.de; arc=none smtp.client-ip=185.11.138.130 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sntech.de Received: from i5e860cd3.versanet.de ([94.134.12.211] helo=phil.lan) by gloria.sntech.de with esmtpsa (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384 (Exim 4.94.2) (envelope-from ) id 1sVHKB-00061D-Gh; Sat, 20 Jul 2024 23:09:03 +0200 From: Heiko Stuebner To: heiko@sntech.de Cc: ukleinek@debian.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH 1/8] arm64: dts: rockchip: add PCIe supply regulator to Qnap-TS433 Date: Sat, 20 Jul 2024 23:08:47 +0200 Message-Id: <20240720210856.778014-2-heiko@sntech.de> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240720210856.778014-1-heiko@sntech.de> References: <20240720210856.778014-1-heiko@sntech.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the vcc3v3-supply regulator and its link to the pcie controllers. Signed-off-by: Heiko Stuebner --- .../boot/dts/rockchip/rk3568-qnap-ts433.dts | 20 +++++++++++++++++++ 1 file changed, 20 insertions(+) diff --git a/arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts b/arch/arm6= 4/boot/dts/rockchip/rk3568-qnap-ts433.dts index 6a998166003c9..889838b4079ae 100644 --- a/arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts +++ b/arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts @@ -12,6 +12,25 @@ / { model =3D "Qnap TS-433-4G NAS System 4-Bay"; compatible =3D "qnap,ts433", "rockchip,rk3568"; + + dc_12v: regulator-dc-12v { + compatible =3D "regulator-fixed"; + regulator-name =3D "dc_12v"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <12000000>; + regulator-max-microvolt =3D <12000000>; + }; + + vcc3v3_pcie: regulator-vcc3v3-pcie { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc3v3_pcie"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + enable-active-high; + gpios =3D <&gpio0 RK_PD4 GPIO_ACTIVE_HIGH>; + vin-supply =3D <&dc_12v>; + }; }; =20 &gmac0 { @@ -65,6 +84,7 @@ &pcie30phy { &pcie3x1 { /* The downstream dts has: rockchip,bifurcation, XXX: find out what this = is about */ reset-gpios =3D <&gpio0 RK_PC7 GPIO_ACTIVE_HIGH>; + vpcie3v3-supply =3D <&vcc3v3_pcie>; status =3D "okay"; }; =20 --=20 2.39.2 From nobody Tue Dec 16 12:48:25 2025 Received: from gloria.sntech.de (gloria.sntech.de [185.11.138.130]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CE2371448E4 for ; Sat, 20 Jul 2024 21:09:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.11.138.130 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1721509750; cv=none; b=KRPnTXfH0Jj5yP44kZYo5mEMCCBe44d8/lovehGpnul/CyBkktcUi+Tb7LCg7hFhnPmE18MuVgLe8BJhcWJrYjWRuXP8MF0bHPuRTHbbigoD/KA9Sn5M4UVovwqiTVWhMrg62aQ328VvMYY8Q8KYhGqJfW/KLLPZTlkeDZGvX1Y= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1721509750; c=relaxed/simple; bh=/Pr1VvO4TiEqywd+xj5UOg5mdJyTkmGos5iYdgrijwY=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=k6L1M9dZ9AN+cJlrUrQnrPywPMh45RLPImNlwkj3bOXe95WUgKneAaRaMBNE7JNH2YcbAuiasDDfTG5g0kZwke1qaPw/SbMjMsL6B1k8q26nYboKlzSry2TiGbasboWEzESeRWndnhfodepfOcNENyLs+Q0Q3xN4mGIKWnVCJAo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de; spf=pass smtp.mailfrom=sntech.de; arc=none smtp.client-ip=185.11.138.130 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sntech.de Received: from i5e860cd3.versanet.de ([94.134.12.211] helo=phil.lan) by gloria.sntech.de with esmtpsa (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384 (Exim 4.94.2) (envelope-from ) id 1sVHKB-00061D-QE; Sat, 20 Jul 2024 23:09:03 +0200 From: Heiko Stuebner To: heiko@sntech.de Cc: ukleinek@debian.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH 2/8] arm64: dts: rockchip: enable second PCIe controller on the Qnap-TS433 Date: Sat, 20 Jul 2024 23:08:48 +0200 Message-Id: <20240720210856.778014-3-heiko@sntech.de> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240720210856.778014-1-heiko@sntech.de> References: <20240720210856.778014-1-heiko@sntech.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The TS433 uses both pcie controllers for sata and the 2nd network interface. Set the needed data-lanes in the pcie3 phy and enable the second pcie controller, as well as remove the bifurcation comment. Signed-off-by: Heiko Stuebner --- arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts | 9 ++++++++- 1 file changed, 8 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts b/arch/arm6= 4/boot/dts/rockchip/rk3568-qnap-ts433.dts index 889838b4079ae..0636a08986572 100644 --- a/arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts +++ b/arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts @@ -78,16 +78,23 @@ rgmii_phy0: ethernet-phy@0 { }; =20 &pcie30phy { + data-lanes =3D <1 2>; status =3D "okay"; }; =20 &pcie3x1 { - /* The downstream dts has: rockchip,bifurcation, XXX: find out what this = is about */ reset-gpios =3D <&gpio0 RK_PC7 GPIO_ACTIVE_HIGH>; vpcie3v3-supply =3D <&vcc3v3_pcie>; status =3D "okay"; }; =20 +&pcie3x2 { + num-lanes =3D <1>; + reset-gpios =3D <&gpio2 RK_PD6 GPIO_ACTIVE_HIGH>; + vpcie3v3-supply =3D <&vcc3v3_pcie>; + status =3D "okay"; +}; + &sdhci { bus-width =3D <8>; max-frequency =3D <200000000>; --=20 2.39.2 From nobody Tue Dec 16 12:48:25 2025 Received: from gloria.sntech.de (gloria.sntech.de [185.11.138.130]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3078E1487F1 for ; Sat, 20 Jul 2024 21:09:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.11.138.130 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1721509752; cv=none; b=KthJEXzc3Vr2S7kfC/XH1T0LSerC9RlOMWs9Fdaafg/Q0HiaTzdEyzcyYwcdpb1KkU3DXEKt9YrPZ7mQUmUmnvtcTIQtUEsbxOuveIbAKdJnzv/59vAlfqQ/06bqep7QI6InQun3F8L/y0W8lhE/m4pTCGTW2h5CynCiwCyxJqc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1721509752; c=relaxed/simple; bh=wkINWhHBxJoks9GEekUEFai0to46rsNWQPJ4fRqirYA=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=CbgQUGwREg2mbJGZ9gNhdBlZen8c/ehFX2CMqfGuTf+0jsQmchYhgVJi/koZHoD17MGUQkADw7JadFw9Tcmud2fHcbd61DnaWXZidtX0Y6oaf3WeWpM2ivGCb+IftZBtbw5iCg6jG38xzNOE8qTvGDIdgRoxC/j4LE1WZBUjW9Y= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de; spf=pass smtp.mailfrom=sntech.de; arc=none smtp.client-ip=185.11.138.130 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sntech.de Received: from i5e860cd3.versanet.de ([94.134.12.211] helo=phil.lan) by gloria.sntech.de with esmtpsa (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384 (Exim 4.94.2) (envelope-from ) id 1sVHKC-00061D-Ca; Sat, 20 Jul 2024 23:09:04 +0200 From: Heiko Stuebner To: heiko@sntech.de Cc: ukleinek@debian.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH 3/8] arm64: dts: rockchip: enable uart0 on Qnap-TS433 Date: Sat, 20 Jul 2024 23:08:50 +0200 Message-Id: <20240720210856.778014-5-heiko@sntech.de> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240720210856.778014-1-heiko@sntech.de> References: <20240720210856.778014-1-heiko@sntech.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Uart0 is connected to an MCU on the board that handles system control like the fan-speed. So far no driver for it is available though. Signed-off-by: Heiko Stuebner --- arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts b/arch/arm6= 4/boot/dts/rockchip/rk3568-qnap-ts433.dts index 0636a08986572..f3ce3cc4598db 100644 --- a/arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts +++ b/arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts @@ -102,6 +102,10 @@ &sdhci { status =3D "okay"; }; =20 +&uart0 { + status =3D "okay"; +}; + /* * Pins available on CN3 connector at TTL voltage level (3V3). * ,_ _. --=20 2.39.2 From nobody Tue Dec 16 12:48:25 2025 Received: from gloria.sntech.de (gloria.sntech.de [185.11.138.130]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id ED27A1487D1 for ; Sat, 20 Jul 2024 21:09:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.11.138.130 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1721509751; cv=none; b=tMThTAR23gasxnC5Z71T+0BWMVhs/ZIIhfGu+OEdnchU5/s00qFrJCIh/uL8P2ISRdQYXm6mzksLNLeWvoLnRpqsttKFjaKFj95Ko3JtZXyJFo9bera/ZnsPb064lEh/WQCVyFOBkq7APM33hpIUjeL7IR21abQgQxnA9BkklDo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1721509751; c=relaxed/simple; bh=wkINWhHBxJoks9GEekUEFai0to46rsNWQPJ4fRqirYA=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=Cg3dchgxlO+cpmJhPplv9fiN2xtAByUrP58p/rnUxaKKGaSMOa6t/qaOf3GdMkHnGChBOH9sSXNToAooX5p4pxdnGwFUh9gHNsxZXuREk2dJjElWZt0VIIGJ+M6c9nMtvVVGeZiI8g6TEYcwjkKD9Q+5XLjVImy9rIGTRwPonZI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de; spf=pass smtp.mailfrom=sntech.de; arc=none smtp.client-ip=185.11.138.130 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sntech.de Received: from i5e860cd3.versanet.de ([94.134.12.211] helo=phil.lan) by gloria.sntech.de with esmtpsa (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384 (Exim 4.94.2) (envelope-from ) id 1sVHKC-00061D-3L; Sat, 20 Jul 2024 23:09:04 +0200 From: Heiko Stuebner To: heiko@sntech.de Cc: ukleinek@debian.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH 3/8] arm64: dts: rockchip: enable uart0 on qnap ts433 Date: Sat, 20 Jul 2024 23:08:49 +0200 Message-Id: <20240720210856.778014-4-heiko@sntech.de> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240720210856.778014-1-heiko@sntech.de> References: <20240720210856.778014-1-heiko@sntech.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Uart0 is connected to an MCU on the board that handles system control like the fan-speed. So far no driver for it is available though. Signed-off-by: Heiko Stuebner --- arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts b/arch/arm6= 4/boot/dts/rockchip/rk3568-qnap-ts433.dts index 0636a08986572..f3ce3cc4598db 100644 --- a/arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts +++ b/arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts @@ -102,6 +102,10 @@ &sdhci { status =3D "okay"; }; =20 +&uart0 { + status =3D "okay"; +}; + /* * Pins available on CN3 connector at TTL voltage level (3V3). * ,_ _. --=20 2.39.2 From nobody Tue Dec 16 12:48:25 2025 Received: from gloria.sntech.de (gloria.sntech.de [185.11.138.130]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 33C2314884B for ; Sat, 20 Jul 2024 21:09:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.11.138.130 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1721509751; cv=none; b=hEAN9LbnQ7lR7gf1eaMExJ/+pfLnCd3kUcJhfcx/Kk0ItcFaOKH8d1V2nRE9BNanc18FkS7WLH1Ey9xo7xGRDxzYb/Il22xABHkFEIBP6IfBg5OBj60RgAFYEIB/vuQHMh8G1RkyRiAC1UB+ttaqMna1I6gyd+v9LCy+XBsQTRs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1721509751; c=relaxed/simple; bh=sz5yj5AOlKeZgmgQkO3DUP7uSd5qOr/naVxfGyfufMs=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=cU9C8tU8p+ah+ZoPjdpjiDrx44PV3mu0YcwMUAr2Cdh4Wg7vO04sTVCDn4w7CcdOXfxzUj5K0JDUAxP6HgGyyO4wHulEkoaIjNq+EFEocgHvQqdT35fpeJQy4hGb103b9Ux6lsh5QSc048AKpFeXe+wESJjTBroP3VJxDo0FYOo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de; spf=pass smtp.mailfrom=sntech.de; arc=none smtp.client-ip=185.11.138.130 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sntech.de Received: from i5e860cd3.versanet.de ([94.134.12.211] helo=phil.lan) by gloria.sntech.de with esmtpsa (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384 (Exim 4.94.2) (envelope-from ) id 1sVHKC-00061D-M8; Sat, 20 Jul 2024 23:09:04 +0200 From: Heiko Stuebner To: heiko@sntech.de Cc: ukleinek@debian.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH 4/8] arm64: dts: rockchip: enable usb ports on qnap ts433 Date: Sat, 20 Jul 2024 23:08:51 +0200 Message-Id: <20240720210856.778014-6-heiko@sntech.de> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240720210856.778014-1-heiko@sntech.de> References: <20240720210856.778014-1-heiko@sntech.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Enable usb controllers and phys and add regulator infrastructure for the usb ports on the ts433. Of course there are no schematics available for the device, so the regulator information comes from the vendor-devicetree with unknown accuracy. Signed-off-by: Heiko Stuebner --- .../boot/dts/rockchip/rk3568-qnap-ts433.dts | 105 ++++++++++++++++++ 1 file changed, 105 insertions(+) diff --git a/arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts b/arch/arm6= 4/boot/dts/rockchip/rk3568-qnap-ts433.dts index f3ce3cc4598db..3fa1670e596cb 100644 --- a/arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts +++ b/arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts @@ -31,6 +31,49 @@ vcc3v3_pcie: regulator-vcc3v3-pcie { gpios =3D <&gpio0 RK_PD4 GPIO_ACTIVE_HIGH>; vin-supply =3D <&dc_12v>; }; + + vcc5v0_host: regulator-vcc5v0-host { + compatible =3D "regulator-fixed"; + enable-active-high; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&vcc5v0_host_en>; + gpio =3D <&gpio0 RK_PA6 GPIO_ACTIVE_HIGH>; + regulator-name =3D "vcc5v0_host"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + vin-supply =3D <&vcc5v0_usb>; + }; + + vcc5v0_otg: regulator-vcc5v0-otg { + compatible =3D "regulator-fixed"; + enable-active-high; + gpio =3D <&gpio0 RK_PA5 GPIO_ACTIVE_HIGH>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&vcc5v0_otg_en>; + regulator-name =3D "vcc5v0_otg"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + vin-supply =3D <&vcc5v0_usb>; + }; + + vcc5v0_usb: regulator-vcc5v0-usb { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc5v0_usb"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + vin-supply =3D <&dc_12v>; + }; +}; + +/* connected to usb_host0_xhci */ +&combphy0 { + status =3D "okay"; }; =20 &gmac0 { @@ -95,6 +138,18 @@ &pcie3x2 { status =3D "okay"; }; =20 +&pinctrl { + usb { + vcc5v0_host_en: vcc5v0-host-en { + rockchip,pins =3D <0 RK_PA6 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + vcc5v0_otg_en: vcc5v0-otg-en { + rockchip,pins =3D <0 RK_PA5 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; +}; + &sdhci { bus-width =3D <8>; max-frequency =3D <200000000>; @@ -115,3 +170,53 @@ &uart0 { &uart2 { status =3D "okay"; }; + +&usb2phy0 { + status =3D "okay"; +}; + +/* connected to usb_host0_xhci */ +&usb2phy0_otg { + phy-supply =3D <&vcc5v0_otg>; + status =3D "okay"; +}; + +&usb2phy1 { + status =3D "okay"; +}; + +/* connected to usb_host1_ehci/ohci */ +&usb2phy1_host { + phy-supply =3D <&vcc5v0_host>; + status =3D "okay"; +}; + +/* connected to usb_host0_ehci/ohci */ +&usb2phy1_otg { + phy-supply =3D <&vcc5v0_host>; + status =3D "okay"; +}; + +/* right port backside */ +&usb_host0_ehci { + status =3D "okay"; +}; + +&usb_host0_ohci { + status =3D "okay"; +}; + +/* front port */ +&usb_host0_xhci { + dr_mode =3D "host"; + status =3D "okay"; +}; + +/* left port backside */ +&usb_host1_ehci { + status =3D "okay"; +}; + +&usb_host1_ohci { + status =3D "okay"; +}; --=20 2.39.2 From nobody Tue Dec 16 12:48:25 2025 Received: from gloria.sntech.de (gloria.sntech.de [185.11.138.130]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C5F1214885B for ; Sat, 20 Jul 2024 21:09:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.11.138.130 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1721509751; cv=none; b=bIq1n33tGYLEngnLBK0gDXYwPEYV48DGbTP7JRD0xovoosyA9V48QApFnRBGl+0LiOUKVyVD6SQHedMSaNrq9ZSVwBtzEXuE8S0yLDzIuYE6OEkSkvVF6j08DnFIDISPqzNcxJqlRvOrV1EyUhTrV1xNzNbowtNw2/gRZUIEfWI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1721509751; c=relaxed/simple; bh=kkLbfVuLYs5yXNPqZVZgl4VzVvH4mKaZXdACFwCo9D0=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=XQwvOrrJlSFo/IC1nJOuGdPgoESJexVU7A3ZMXMHWbQkX/+O5NtvUvINBakdzstyU10wWe07UJdXclHeI9/GsN78oxWI5UxSbClgp87kqnXRpKh5QNwL+dmNLBWAEwTvbHadCaBzSGhrSfzyzztUsUNueoG/qfaW2JLeLWgFNo8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de; spf=pass smtp.mailfrom=sntech.de; arc=none smtp.client-ip=185.11.138.130 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sntech.de Received: from i5e860cd3.versanet.de ([94.134.12.211] helo=phil.lan) by gloria.sntech.de with esmtpsa (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384 (Exim 4.94.2) (envelope-from ) id 1sVHKC-00061D-V4; Sat, 20 Jul 2024 23:09:05 +0200 From: Heiko Stuebner To: heiko@sntech.de Cc: ukleinek@debian.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH 4/8] arm64: dts: rockchip: enable usb ports on Qnap-TS433 Date: Sat, 20 Jul 2024 23:08:52 +0200 Message-Id: <20240720210856.778014-7-heiko@sntech.de> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240720210856.778014-1-heiko@sntech.de> References: <20240720210856.778014-1-heiko@sntech.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Enable usb controllers and phys and add regulator infrastructure for the usb ports on the TS433. Of course there are no schematics available for the device, so the regulator information comes from the vendor-devicetree with unknown accuracy. Signed-off-by: Heiko Stuebner --- .../boot/dts/rockchip/rk3568-qnap-ts433.dts | 105 ++++++++++++++++++ 1 file changed, 105 insertions(+) diff --git a/arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts b/arch/arm6= 4/boot/dts/rockchip/rk3568-qnap-ts433.dts index f3ce3cc4598db..3fa1670e596cb 100644 --- a/arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts +++ b/arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts @@ -31,6 +31,49 @@ vcc3v3_pcie: regulator-vcc3v3-pcie { gpios =3D <&gpio0 RK_PD4 GPIO_ACTIVE_HIGH>; vin-supply =3D <&dc_12v>; }; + + vcc5v0_host: regulator-vcc5v0-host { + compatible =3D "regulator-fixed"; + enable-active-high; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&vcc5v0_host_en>; + gpio =3D <&gpio0 RK_PA6 GPIO_ACTIVE_HIGH>; + regulator-name =3D "vcc5v0_host"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + vin-supply =3D <&vcc5v0_usb>; + }; + + vcc5v0_otg: regulator-vcc5v0-otg { + compatible =3D "regulator-fixed"; + enable-active-high; + gpio =3D <&gpio0 RK_PA5 GPIO_ACTIVE_HIGH>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&vcc5v0_otg_en>; + regulator-name =3D "vcc5v0_otg"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + vin-supply =3D <&vcc5v0_usb>; + }; + + vcc5v0_usb: regulator-vcc5v0-usb { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc5v0_usb"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + vin-supply =3D <&dc_12v>; + }; +}; + +/* connected to usb_host0_xhci */ +&combphy0 { + status =3D "okay"; }; =20 &gmac0 { @@ -95,6 +138,18 @@ &pcie3x2 { status =3D "okay"; }; =20 +&pinctrl { + usb { + vcc5v0_host_en: vcc5v0-host-en { + rockchip,pins =3D <0 RK_PA6 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + vcc5v0_otg_en: vcc5v0-otg-en { + rockchip,pins =3D <0 RK_PA5 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; +}; + &sdhci { bus-width =3D <8>; max-frequency =3D <200000000>; @@ -115,3 +170,53 @@ &uart0 { &uart2 { status =3D "okay"; }; + +&usb2phy0 { + status =3D "okay"; +}; + +/* connected to usb_host0_xhci */ +&usb2phy0_otg { + phy-supply =3D <&vcc5v0_otg>; + status =3D "okay"; +}; + +&usb2phy1 { + status =3D "okay"; +}; + +/* connected to usb_host1_ehci/ohci */ +&usb2phy1_host { + phy-supply =3D <&vcc5v0_host>; + status =3D "okay"; +}; + +/* connected to usb_host0_ehci/ohci */ +&usb2phy1_otg { + phy-supply =3D <&vcc5v0_host>; + status =3D "okay"; +}; + +/* right port backside */ +&usb_host0_ehci { + status =3D "okay"; +}; + +&usb_host0_ohci { + status =3D "okay"; +}; + +/* front port */ +&usb_host0_xhci { + dr_mode =3D "host"; + status =3D "okay"; +}; + +/* left port backside */ +&usb_host1_ehci { + status =3D "okay"; +}; + +&usb_host1_ohci { + status =3D "okay"; +}; --=20 2.39.2 From nobody Tue Dec 16 12:48:25 2025 Received: from gloria.sntech.de (gloria.sntech.de [185.11.138.130]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 75B59149002 for ; Sat, 20 Jul 2024 21:09:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.11.138.130 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1721509751; cv=none; b=KL6a5cmniVb6RnyDmjPCXmisybFpFbL907LtoM/Gdyb3qss5PRvhcN5Wz7T9t0E6lfQIHO7lEF9E6QoyGEMsiAjn4OAPV8wG0q6urR4nQHMoWw6a0e6Qlsg6HSrYSWreUvmiDdY0EteNkuYcn84JiKGsU+bOJcv5Fsrp8R8VXVk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1721509751; c=relaxed/simple; bh=6ToauRQDOcwhQu65FuKV9CZWwQFyLZnS9RarxNbVfcI=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=FlayDkG0iqZklOaBTXFMto2m4ZLRJiR1aj9WKQ1XXKCCFQoxPZ4L0MaOweS3CNGlmObx5eEhdMzN1i0VoABdVTTFWOmrSTiUIXSCMieq93QmavGRqI8XgyNgbhH9qxMgi3iUBsNcc/RWPeZjPZCXJ1r5eq7dchCdLeCP5fUQ8bk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de; spf=pass smtp.mailfrom=sntech.de; arc=none smtp.client-ip=185.11.138.130 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sntech.de Received: from i5e860cd3.versanet.de ([94.134.12.211] helo=phil.lan) by gloria.sntech.de with esmtpsa (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384 (Exim 4.94.2) (envelope-from ) id 1sVHKD-00061D-8L; Sat, 20 Jul 2024 23:09:05 +0200 From: Heiko Stuebner To: heiko@sntech.de Cc: ukleinek@debian.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH 5/8] arm64: dts: rockchip: add stdout path on Qnap-TS433 Date: Sat, 20 Jul 2024 23:08:53 +0200 Message-Id: <20240720210856.778014-8-heiko@sntech.de> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240720210856.778014-1-heiko@sntech.de> References: <20240720210856.778014-1-heiko@sntech.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" As most Rockchip boards do, the TS433 also uses uart2 for its serial output. Set the correct chosen entry for it. Signed-off-by: Heiko Stuebner --- arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts b/arch/arm6= 4/boot/dts/rockchip/rk3568-qnap-ts433.dts index 3fa1670e596cb..4fbbdb735eb58 100644 --- a/arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts +++ b/arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts @@ -13,6 +13,10 @@ / { model =3D "Qnap TS-433-4G NAS System 4-Bay"; compatible =3D "qnap,ts433", "rockchip,rk3568"; =20 + chosen: chosen { + stdout-path =3D "serial2:115200n8"; + }; + dc_12v: regulator-dc-12v { compatible =3D "regulator-fixed"; regulator-name =3D "dc_12v"; --=20 2.39.2 From nobody Tue Dec 16 12:48:25 2025 Received: from gloria.sntech.de (gloria.sntech.de [185.11.138.130]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 31E4314882D for ; Sat, 20 Jul 2024 21:09:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.11.138.130 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1721509752; cv=none; b=qlkKxxE83vpG5A2ANGU73MyFShft4LcCur1jTvfX3qBrHtYXDUy60aihxBdKXRg9unN/ZXwlsG1uouj7Le3sfBOtwwRT4t+I3p97Yy0+Y9IH3btb8hKIstff2a+RGqxHYQgqHJ2OSZ92yxJVNv89/mF5/1aZ08pQ8SFKMdHTgk4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1721509752; c=relaxed/simple; bh=k2xwrQmpLI0Hzih9FDsmGvU/ZBxT4sS3QPudM+IxFkU=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=H2Y77LVUBgG9ikOucw64b4yv49pE6eRC12TXdLqh5gwSkSQ4fkHkNH/Gg09jm8vm6TlcRo+pFCihP9lfmSkUMRY3UNzPqHKWYPjOtkSx6E4dOkl9JBsrTrfF6vwGHkolHDjwCXJoueyzmNd9NLS5AMTQjvPkY7tNsB2j7SVOEPc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de; spf=pass smtp.mailfrom=sntech.de; arc=none smtp.client-ip=185.11.138.130 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sntech.de Received: from i5e860cd3.versanet.de ([94.134.12.211] helo=phil.lan) by gloria.sntech.de with esmtpsa (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384 (Exim 4.94.2) (envelope-from ) id 1sVHKD-00061D-Ha; Sat, 20 Jul 2024 23:09:05 +0200 From: Heiko Stuebner To: heiko@sntech.de Cc: ukleinek@debian.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH 6/8] arm64: dts: rockchip: enable sata1+2 on Qnap-TS433 Date: Sat, 20 Jul 2024 23:08:54 +0200 Message-Id: <20240720210856.778014-9-heiko@sntech.de> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240720210856.778014-1-heiko@sntech.de> References: <20240720210856.778014-1-heiko@sntech.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The TS433 has 4 bays. The last two are accessed via a pci-connected sata controller, while the first two are accessed via the rk3568's sata controllers. Enable these two now. Signed-off-by: Heiko Stuebner --- .../boot/dts/rockchip/rk3568-qnap-ts433.dts | 18 ++++++++++++++++++ 1 file changed, 18 insertions(+) diff --git a/arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts b/arch/arm6= 4/boot/dts/rockchip/rk3568-qnap-ts433.dts index 4fbbdb735eb58..69bed01cbe4ed 100644 --- a/arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts +++ b/arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts @@ -80,6 +80,16 @@ &combphy0 { status =3D "okay"; }; =20 +/* connected to sata1 */ +&combphy1 { + status =3D "okay"; +}; + +/* connected to sata2 */ +&combphy2 { + status =3D "okay"; +}; + &gmac0 { assigned-clocks =3D <&cru SCLK_GMAC0_RX_TX>, <&cru SCLK_GMAC0>; assigned-clock-parents =3D <&cru SCLK_GMAC0_RGMII_SPEED>, <&cru CLK_MAC0_= 2TOP>; @@ -154,6 +164,14 @@ vcc5v0_otg_en: vcc5v0-otg-en { }; }; =20 +&sata1 { + status =3D "okay"; +}; + +&sata2 { + status =3D "okay"; +}; + &sdhci { bus-width =3D <8>; max-frequency =3D <200000000>; --=20 2.39.2 From nobody Tue Dec 16 12:48:25 2025 Received: from gloria.sntech.de (gloria.sntech.de [185.11.138.130]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 351AA14884C for ; Sat, 20 Jul 2024 21:09:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.11.138.130 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1721509752; cv=none; b=MG6XlulKmTwvskifpDqwCZpkJeie2oSU7/Lh6p4roWabCcP8cPc16wEGfWTfagXJcVHnWyABkSx7q7TyE4N28toLil9Rq6Ay8tbTiiVk+z+BbhLzCcap/MGcPw3axXfy1fj8Ojatt0FjoeMlD7V/fzfyuSAKiQmlNQMx/fin7zU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1721509752; c=relaxed/simple; bh=xYT2p87AowoYlGAhmU5UlLUPWo69ZpdLDP2trW1FxOk=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=avTtYfjN+RLY8D6QjOFDgHgwlBVaKhXAaAyiU5b9TFoF9O9nM88SOLWCUW1YhCdHi1Pm0fCld+2pFLjKDXRDiyl5mLW8j3toV2GyggQxl9b1UnRf4Ra+uULkGUiN8PztF+NFDY+/cMG5lePFwyxpZosT42DfVw0ZTs/9zqf/vKk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de; spf=pass smtp.mailfrom=sntech.de; arc=none smtp.client-ip=185.11.138.130 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sntech.de Received: from i5e860cd3.versanet.de ([94.134.12.211] helo=phil.lan) by gloria.sntech.de with esmtpsa (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384 (Exim 4.94.2) (envelope-from ) id 1sVHKD-00061D-RD; Sat, 20 Jul 2024 23:09:05 +0200 From: Heiko Stuebner To: heiko@sntech.de Cc: ukleinek@debian.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH 7/8] arm64: dts: rockchip: add board-aliases for Qnap-TS433 Date: Sat, 20 Jul 2024 23:08:55 +0200 Message-Id: <20240720210856.778014-10-heiko@sntech.de> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240720210856.778014-1-heiko@sntech.de> References: <20240720210856.778014-1-heiko@sntech.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the aliases for the internal network interface as well as the emmc on the board. Signed-off-by: Heiko Stuebner --- arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts b/arch/arm6= 4/boot/dts/rockchip/rk3568-qnap-ts433.dts index 69bed01cbe4ed..c05433ca7dda4 100644 --- a/arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts +++ b/arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts @@ -13,6 +13,11 @@ / { model =3D "Qnap TS-433-4G NAS System 4-Bay"; compatible =3D "qnap,ts433", "rockchip,rk3568"; =20 + aliases { + ethernet0 =3D &gmac0; + mmc0 =3D &sdhci; + }; + chosen: chosen { stdout-path =3D "serial2:115200n8"; }; --=20 2.39.2 From nobody Tue Dec 16 12:48:25 2025 Received: from gloria.sntech.de (gloria.sntech.de [185.11.138.130]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6B8B2148FF3 for ; Sat, 20 Jul 2024 21:11:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.11.138.130 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1721509872; cv=none; b=U6XyrqIPMWyeOSHp3yeKG3n0G7tfjwL9NbIyW2NFh6agvveEFheBG/ntXCeUT181cgyGa42ATpRQQQR8u4i99raHqNG+luGhMvz2/LSRPGA4YSJT1AQ7IKMkVwZ/6Jsa9vOJZgLT8v2E+v+Ek+Ap+56U9k44lT4jyQxWkMPinM8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1721509872; c=relaxed/simple; bh=8nshw+VonucN8pE6DwNpoD32btdzY5apzYXVStXpqXU=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=TI8dJu3yOA3aCCs7qIlUy0c87ckxDAggFOv5eO+BNxkHppQmOJrYhftowRKydSchrf0dhgZkXJLqsQm4i1BDZaKu9UaWupblSYrxJGvfMH8A692MBC5dcuvlDyrcdbVb3kzt03awpW8JkDSA2SwcYHkL0xrZDnRjEXS02IUawJ4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de; spf=pass smtp.mailfrom=sntech.de; arc=none smtp.client-ip=185.11.138.130 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sntech.de Received: from i5e860cd3.versanet.de ([94.134.12.211] helo=phil.lan) by gloria.sntech.de with esmtpsa (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384 (Exim 4.94.2) (envelope-from ) id 1sVHKE-00061D-4I; Sat, 20 Jul 2024 23:09:06 +0200 From: Heiko Stuebner To: heiko@sntech.de Cc: ukleinek@debian.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH 8/8] arm64: dts: rockchip: add hdd leds to Qnap-TS433 Date: Sat, 20 Jul 2024 23:08:56 +0200 Message-Id: <20240720210856.778014-11-heiko@sntech.de> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240720210856.778014-1-heiko@sntech.de> References: <20240720210856.778014-1-heiko@sntech.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the 4 gpio-controlled LEDs to the Qnap-TS433. They are meant for individual disk activitivy, but I haven't found a way for how to connect them to their individual sata slot yet. Signed-off-by: Heiko Stuebner --- .../boot/dts/rockchip/rk3568-qnap-ts433.dts | 59 +++++++++++++++++++ 1 file changed, 59 insertions(+) diff --git a/arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts b/arch/arm6= 4/boot/dts/rockchip/rk3568-qnap-ts433.dts index c05433ca7dda4..d36467c2baf02 100644 --- a/arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts +++ b/arch/arm64/boot/dts/rockchip/rk3568-qnap-ts433.dts @@ -6,6 +6,7 @@ =20 /dts-v1/; =20 +#include #include #include "rk3568.dtsi" =20 @@ -22,6 +23,46 @@ chosen: chosen { stdout-path =3D "serial2:115200n8"; }; =20 + leds { + compatible =3D "gpio-leds"; + + led_hdd1: led-0 { + color =3D ; + function =3D LED_FUNCTION_DISK; + gpios =3D <&gpio1 RK_PD5 GPIO_ACTIVE_LOW>; + linux,default-trigger =3D "disk-activity"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&hdd1_led_pin>; + }; + + led_hdd2: led-1 { + color =3D ; + function =3D LED_FUNCTION_DISK; + gpios =3D <&gpio1 RK_PD6 GPIO_ACTIVE_LOW>; + linux,default-trigger =3D "disk-activity"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&hdd2_led_pin>; + }; + + led_hdd3: led-2 { + color =3D ; + function =3D LED_FUNCTION_DISK; + gpios =3D <&gpio1 RK_PD7 GPIO_ACTIVE_LOW>; + linux,default-trigger =3D "disk-activity"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&hdd3_led_pin>; + }; + + led_hdd4: led-3 { + color =3D ; + function =3D LED_FUNCTION_DISK; + gpios =3D <&gpio2 RK_PA0 GPIO_ACTIVE_LOW>; + linux,default-trigger =3D "disk-activity"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&hdd4_led_pin>; + }; + }; + dc_12v: regulator-dc-12v { compatible =3D "regulator-fixed"; regulator-name =3D "dc_12v"; @@ -158,6 +199,24 @@ &pcie3x2 { }; =20 &pinctrl { + leds { + hdd1_led_pin: hdd1-led-pin { + rockchip,pins =3D <1 RK_PD5 RK_FUNC_GPIO &pcfg_pull_up>; + }; + + hdd2_led_pin: hdd2-led-pin { + rockchip,pins =3D <1 RK_PD6 RK_FUNC_GPIO &pcfg_pull_up>; + }; + + hdd3_led_pin: hdd3-led-pin { + rockchip,pins =3D <1 RK_PD7 RK_FUNC_GPIO &pcfg_pull_up>; + }; + + hdd4_led_pin: hdd4_led-pin { + rockchip,pins =3D <2 RK_PA0 RK_FUNC_GPIO &pcfg_pull_up>; + }; + }; + usb { vcc5v0_host_en: vcc5v0-host-en { rockchip,pins =3D <0 RK_PA6 RK_FUNC_GPIO &pcfg_pull_none>; --=20 2.39.2