From nobody Mon Feb 9 21:02:57 2026 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EB19A15EFC4 for ; Thu, 11 Jul 2024 11:07:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1720696061; cv=none; b=XDZFdyo46jovbnhAHheTytJITeyNENHvd4IquiOCwiNZintCEN8pH9al33OI7j2SUIdsavB1tFtsoBvavokKRbgCpTNHPvaPm4692tbJT0sTe0phOHLiH0xzsIAUCbO2QTxynwKrbBW3NUS8SQsNKiXPNk4Xt+VgCR7kfmPJ4Wg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1720696061; c=relaxed/simple; bh=mzZ3pl3dpZ7237y505ghg38RJ2tgoXNWrZaJKF5BE/o=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=OLypqilsOvEVqODygUHeGP0pXWMLHNyjlEdlD2m6u5LPfIyvLs/DnvNHRmxmy0krFDgoBQ6PqcShDvrDJ8bMN9AdnpwxMSsJTDRy+rTrQD3xCEW7iaFC2QGAIjYui3hnXmY7zV34A/3X1QWVRuMwp8bXE4/KKTWntg+qHv4zwP0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=DHD4AxUM; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="DHD4AxUM" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-4266fd39527so5311075e9.1 for ; Thu, 11 Jul 2024 04:07:39 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1720696058; x=1721300858; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=vFEhk/0Cl9r39Qwi/jzKq/9WvcZGMOQjiyebCn435tw=; b=DHD4AxUMA7E+gN1lua8nemFacUGcsKRbbn9ImHTdXTbMwN0IRfUKL0B6MUBoguDDzj +bpqo3kT5gwQb2YvOkMLKSslLojkGRjdtDnXVK81v7kXAHua9WAEu/mTFz1lD9SxStLs uv8iZodL02KG9cCeUyevWGRu2Q9wgtYbNKPv388fWEGeqyQTqKKd8+ziwYLmcduRl5PM sDDHS/4Dq0sOfMfTJMadTWEYkddF6Sxp0NmFh3dClpLbbj0o06G0+sV6awLNgxRb78Kk PObFTa/NtUUhxsOhck95mGy6r2wBwA7wbCZAKmCAUYv/AuunHnaPkInvsk2uKNarr30a Xp2Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1720696058; x=1721300858; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=vFEhk/0Cl9r39Qwi/jzKq/9WvcZGMOQjiyebCn435tw=; b=tsQ9qDSLFDh3XBzeFN7JY20p6f8l2hKWnTR5tuMvSP55lJrl8JjimKy+RbmKaY858e pwQD7S0bfMARrhKBJdEd4PjZh7YG8YNmBE5zWqpx28C8zQtIkeQ36+Gj2gkS3ucQfKgY i3kkWb2sI7GhSuvKpIPQmLHZmZDd6Ub04UN30CJW1VH7+jpAVZ1LkVL82QyaXAr4ak4Q rauHk8gyamSNTt0PNd+6fqzX5oeSN2OlffvfEuOvPGgYfPtondwFsiNJxrSZgvvSsCb5 nhq66hI+zrSglecjyhtcmIvU08U/wQB+QcSVQEe1t4vMmBr0/RCxahS/ZsirutQMuGAE PspA== X-Forwarded-Encrypted: i=1; AJvYcCW88MGhGXaT/bLO7DhCXsZmnfrWPOepbxdH1nZW4RLzzwCxMYmGldnWKoTcy19ZeTiSlA0Wx67h++JQRyROaDONKZYs7r97E6pCWm5v X-Gm-Message-State: AOJu0Yyr4801pHA8XU/V7tHgYQJRgQzASP10XiwJKa7D6xrXusnnwZJ0 w4XBZf11KvH4wJ07ljEIakiEAYRPKH7ANPVW37xGU/HtJjfoIk9PY1yF2E0z9zU= X-Google-Smtp-Source: AGHT+IGOMFiwBzNnDWLV/XwDMxCb/wb02md8RkINWPblrdcbcYdWkUP8pGZq4f9tod7j9F7Ihb2f9g== X-Received: by 2002:a05:600c:42d3:b0:426:5546:71a with SMTP id 5b1f17b1804b1-426705ce6f0mr50887625e9.2.1720696058214; Thu, 11 Jul 2024 04:07:38 -0700 (PDT) Received: from rayyan-pc.broadband ([2a0a:ef40:ee7:2401:197d:e048:a80f:bc44]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4266f6e097bsm115686685e9.6.2024.07.11.04.07.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 11 Jul 2024 04:07:37 -0700 (PDT) From: Rayyan Ansari To: linux-arm-msm@vger.kernel.org Cc: Rayyan Ansari , Krzysztof Kozlowski , Bjorn Andersson , Conor Dooley , devicetree@vger.kernel.org, Konrad Dybcio , Krzysztof Kozlowski , linux-kernel@vger.kernel.org, Rob Herring Subject: [PATCH v2 4/5] ARM: dts: qcom: ipq8064: adhere to pinctrl dtschema Date: Thu, 11 Jul 2024 12:01:41 +0100 Message-ID: <20240711110545.31641-6-rayyan.ansari@linaro.org> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20240711110545.31641-2-rayyan.ansari@linaro.org> References: <20240711110545.31641-2-rayyan.ansari@linaro.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Pass dtbs_check for qcom,ipq8064-pinctrl.yaml. Also remove invalid "bias-none" property, which I have assumed to mean "bias-disable". Signed-off-by: Rayyan Ansari Reviewed-by: Krzysztof Kozlowski --- v1 -> v2: corrected commit message, added r-b tag arch/arm/boot/dts/qcom/qcom-ipq8064-ap148.dts | 11 +- .../arm/boot/dts/qcom/qcom-ipq8064-rb3011.dts | 76 +++++------- arch/arm/boot/dts/qcom/qcom-ipq8064.dtsi | 114 ++++++++---------- 3 files changed, 87 insertions(+), 114 deletions(-) diff --git a/arch/arm/boot/dts/qcom/qcom-ipq8064-ap148.dts b/arch/arm/boot/= dts/qcom/qcom-ipq8064-ap148.dts index a654d3c22c4f..5a8bf1a6f559 100644 --- a/arch/arm/boot/dts/qcom/qcom-ipq8064-ap148.dts +++ b/arch/arm/boot/dts/qcom/qcom-ipq8064-ap148.dts @@ -7,12 +7,11 @@ / { =20 soc { pinmux@800000 { - buttons_pins: buttons_pins { - mux { - pins =3D "gpio54", "gpio65"; - drive-strength =3D <2>; - bias-pull-up; - }; + buttons_pins: buttons-state { + pins =3D "gpio54", "gpio65"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-up; }; }; =20 diff --git a/arch/arm/boot/dts/qcom/qcom-ipq8064-rb3011.dts b/arch/arm/boot= /dts/qcom/qcom-ipq8064-rb3011.dts index 12e806adcda8..f09da9460c86 100644 --- a/arch/arm/boot/dts/qcom/qcom-ipq8064-rb3011.dts +++ b/arch/arm/boot/dts/qcom/qcom-ipq8064-rb3011.dts @@ -404,59 +404,49 @@ main@800000 { }; =20 &qcom_pinmux { - buttons_pins: buttons_pins { - mux { - pins =3D "gpio66"; - drive-strength =3D <16>; - bias-disable; - }; + buttons_pins: buttons-state { + pins =3D "gpio66"; + function =3D "gpio"; + drive-strength =3D <16>; + bias-disable; }; =20 - leds_pins: leds_pins { - mux { - pins =3D "gpio33"; - drive-strength =3D <16>; - bias-disable; - }; + leds_pins: leds-state { + pins =3D "gpio33"; + function =3D "gpio"; + drive-strength =3D <16>; + bias-disable; }; =20 - mdio1_pins: mdio1_pins { - mux { - pins =3D "gpio10", "gpio11"; - function =3D "gpio"; - drive-strength =3D <8>; - bias-disable; - }; + mdio1_pins: mdio1-state { + pins =3D "gpio10", "gpio11"; + function =3D "gpio"; + drive-strength =3D <8>; + bias-disable; }; =20 - sw0_reset_pin: sw0_reset_pin { - mux { - pins =3D "gpio16"; - drive-strength =3D <16>; - function =3D "gpio"; - bias-disable; - input-disable; - }; + sw0_reset_pin: sw0-reset-state { + pins =3D "gpio16"; + drive-strength =3D <16>; + function =3D "gpio"; + bias-disable; + input-disable; }; =20 - sw1_reset_pin: sw1_reset_pin { - mux { - pins =3D "gpio17"; - drive-strength =3D <16>; - function =3D "gpio"; - bias-disable; - input-disable; - }; + sw1_reset_pin: sw1-reset-state { + pins =3D "gpio17"; + drive-strength =3D <16>; + function =3D "gpio"; + bias-disable; + input-disable; }; =20 - usb1_pwr_en_pins: usb1_pwr_en_pins { - mux { - pins =3D "gpio4"; - function =3D "gpio"; - drive-strength =3D <16>; - bias-disable; - output-high; - }; + usb1_pwr_en_pins: usb1-pwr-en-state { + pins =3D "gpio4"; + function =3D "gpio"; + drive-strength =3D <16>; + bias-disable; + output-high; }; }; =20 diff --git a/arch/arm/boot/dts/qcom/qcom-ipq8064.dtsi b/arch/arm/boot/dts/q= com/qcom-ipq8064.dtsi index da0fd75f4711..9adefc88c5b4 100644 --- a/arch/arm/boot/dts/qcom/qcom-ipq8064.dtsi +++ b/arch/arm/boot/dts/qcom/qcom-ipq8064.dtsi @@ -399,70 +399,58 @@ qcom_pinmux: pinmux@800000 { #interrupt-cells =3D <2>; interrupts =3D ; =20 - pcie0_pins: pcie0_pinmux { - mux { - pins =3D "gpio3"; - function =3D "pcie1_rst"; - drive-strength =3D <12>; - bias-disable; - }; + pcie0_pins: pcie0-state { + pins =3D "gpio3"; + function =3D "pcie1_rst"; + drive-strength =3D <12>; + bias-disable; }; =20 - pcie1_pins: pcie1_pinmux { - mux { - pins =3D "gpio48"; - function =3D "pcie2_rst"; - drive-strength =3D <12>; - bias-disable; - }; + pcie1_pins: pcie1-state { + pins =3D "gpio48"; + function =3D "pcie2_rst"; + drive-strength =3D <12>; + bias-disable; }; =20 - pcie2_pins: pcie2_pinmux { - mux { - pins =3D "gpio63"; - function =3D "pcie3_rst"; - drive-strength =3D <12>; - bias-disable; - }; + pcie2_pins: pcie2-state { + pins =3D "gpio63"; + function =3D "pcie3_rst"; + drive-strength =3D <12>; + bias-disable; }; =20 - i2c4_pins: i2c4-default { + i2c4_pins: i2c4-state { pins =3D "gpio12", "gpio13"; function =3D "gsbi4"; drive-strength =3D <12>; bias-disable; }; =20 - spi_pins: spi_pins { - mux { - pins =3D "gpio18", "gpio19", "gpio21"; - function =3D "gsbi5"; - drive-strength =3D <10>; - bias-none; - }; + spi_pins: spi-state { + pins =3D "gpio18", "gpio19", "gpio21"; + function =3D "gsbi5"; + drive-strength =3D <10>; + bias-disable; }; =20 - leds_pins: leds_pins { - mux { - pins =3D "gpio7", "gpio8", "gpio9", - "gpio26", "gpio53"; - function =3D "gpio"; - drive-strength =3D <2>; - bias-pull-down; - output-low; - }; + leds_pins: leds-state { + pins =3D "gpio7", "gpio8", "gpio9", + "gpio26", "gpio53"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-down; + output-low; }; =20 - buttons_pins: buttons_pins { - mux { - pins =3D "gpio54"; - drive-strength =3D <2>; - bias-pull-up; - }; + buttons_pins: buttons-state { + pins =3D "gpio54"; + drive-strength =3D <2>; + bias-pull-up; }; =20 - nand_pins: nand_pins { - mux { + nand_pins: nand-state { + nand-pins { pins =3D "gpio34", "gpio35", "gpio36", "gpio37", "gpio38", "gpio39", "gpio40", "gpio41", "gpio42", @@ -473,14 +461,14 @@ mux { bias-disable; }; =20 - pullups { + nand-pullup-pins { pins =3D "gpio39"; function =3D "nand"; drive-strength =3D <10>; bias-pull-up; }; =20 - hold { + nand-hold-pins { pins =3D "gpio40", "gpio41", "gpio42", "gpio43", "gpio44", "gpio45", "gpio46", "gpio47"; @@ -490,25 +478,21 @@ hold { }; }; =20 - mdio0_pins: mdio0-pins { - mux { - pins =3D "gpio0", "gpio1"; - function =3D "mdio"; - drive-strength =3D <8>; - bias-disable; - }; + mdio0_pins: mdio0-state { + pins =3D "gpio0", "gpio1"; + function =3D "mdio"; + drive-strength =3D <8>; + bias-disable; }; =20 - rgmii2_pins: rgmii2-pins { - mux { - pins =3D "gpio27", "gpio28", "gpio29", - "gpio30", "gpio31", "gpio32", - "gpio51", "gpio52", "gpio59", - "gpio60", "gpio61", "gpio62"; - function =3D "rgmii2"; - drive-strength =3D <8>; - bias-disable; - }; + rgmii2_pins: rgmii2-state { + pins =3D "gpio27", "gpio28", "gpio29", + "gpio30", "gpio31", "gpio32", + "gpio51", "gpio52", "gpio59", + "gpio60", "gpio61", "gpio62"; + function =3D "rgmii2"; + drive-strength =3D <8>; + bias-disable; }; }; =20 --=20 2.45.2