From nobody Mon Feb 9 05:00:39 2026 Received: from fanzine2.igalia.com (fanzine.igalia.com [178.60.130.6]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 698358825 for ; Sat, 6 Jul 2024 01:12:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=178.60.130.6 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1720228356; cv=none; b=taDa1nxWJbQbuWmp02U2wY643YhnWQy3Ex5Q2yNqNy8rP/fM4KwrZaVFTjfQZ9+O7d3FjI0Ju7NEnz3n0Jz/cjU+9o1TXbcBHCwg94ROJhyDgixmdkMPQm8VB5/v7QERr7lsGRKUG9D1oPHrm4QoLgionqad00e5a4O1JmsGc5o= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1720228356; c=relaxed/simple; bh=vTZlYpE03yBLXxj8jIXX2zEByRTBxWGxIFi8wO2fnBY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=jsq6jWOSQ2poSPwCg4xHy0XiKFvwCKU6QB0Whbs96DuvuxKEDymiIUSdRLPPHC9LA+Po5LOoALTX1TOziDkZs3lRnZIyourXiyLUp9EdOEj7hEDBFeDKZmeWWH4vOd9rBxtr410DNN9uLs/7UKv6XjBn9A0HppM3xSl8AMhURGU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=igalia.com; spf=pass smtp.mailfrom=igalia.com; dkim=pass (2048-bit key) header.d=igalia.com header.i=@igalia.com header.b=YMPeVsSd; arc=none smtp.client-ip=178.60.130.6 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=igalia.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=igalia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=igalia.com header.i=@igalia.com header.b="YMPeVsSd" DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=igalia.com; s=20170329; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References: In-Reply-To:Message-ID:Date:Subject:Cc:To:From:Sender:Reply-To:Content-ID: Content-Description:Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc :Resent-Message-ID:List-Id:List-Help:List-Unsubscribe:List-Subscribe: List-Post:List-Owner:List-Archive; bh=gFzB+aQujMt/IACIZP4KZSW18O15WloNnGMAa2AP0Wg=; b=YMPeVsSdiNuDZ9uzzjwlnlckNF mhbxNNP5MvOhAVlTwg20W674xj5zWQAwPlLmR80kRDYTEG5qOgxPcWbd8VlRXHa/exLsHWwvIrC2j bZfflrQFCVpGAg9//lyoTcejE2SFYTC1G0BXX5lEiNPEwNwho6+wlggTJC7oZPRZ3jMSD/OVr/P8k 6AiIUMkMMy+wd/TdgYMjtpObyUCqYqQp/sUHDAliCAKDEnv6jGDKDNBYCtXiq40DTnu6Y6JODBQr3 I8gygUeA9iO0CLBsvHdhxJF7Em24B/xfFNNYVqdDK4NgCn0CmcwquNDJEGnYsRedUm3+qmLzKaZVm 78jsvNSA==; Received: from [191.19.134.16] (helo=localhost.localdomain) by fanzine2.igalia.com with esmtpsa (Cipher TLS1.3:ECDHE_X25519__RSA_PSS_RSAE_SHA256__AES_256_GCM:256) (Exim) id 1sPtyX-00BhBm-6O; Sat, 06 Jul 2024 03:12:29 +0200 From: =?UTF-8?q?Andr=C3=A9=20Almeida?= To: dri-devel@lists.freedesktop.org, amd-gfx@lists.freedesktop.org, linux-kernel@vger.kernel.org Cc: kernel-dev@igalia.com, alexander.deucher@amd.com, christian.koenig@amd.com, Simon Ser , Pekka Paalanen , daniel@ffwll.ch, Daniel Stone , =?UTF-8?q?=27Marek=20Ol=C5=A1=C3=A1k=27?= , Dave Airlie , ville.syrjala@linux.intel.com, Xaver Hugl , Joshua Ashton , =?UTF-8?q?Michel=20D=C3=A4nzer?= , Dmitry Baryshkov , =?UTF-8?q?Andr=C3=A9=20Almeida?= Subject: [PATCH v8 1/2] drm/atomic: Let drivers decide which planes to async flip Date: Fri, 5 Jul 2024 22:12:13 -0300 Message-ID: <20240706011214.380390-2-andrealmeid@igalia.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20240706011214.380390-1-andrealmeid@igalia.com> References: <20240706011214.380390-1-andrealmeid@igalia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Currently, DRM atomic uAPI allows only primary planes to be flipped asynchronously. However, each driver might be able to perform async flips in other different plane types. To enable drivers to set their own restrictions on which type of plane they can or cannot flip, use the existing atomic_async_check() from struct drm_plane_helper_funcs to enhance this flexibility, thus allowing different plane types to be able to do async flips as well. In order to prevent regressions and such, we keep the current policy: we skip the driver check for the primary plane, because it is always allowed to do async flips on it. Signed-off-by: Andr=C3=A9 Almeida --- drivers/gpu/drm/drm_atomic_uapi.c | 23 +++++++++++++++++------ 1 file changed, 17 insertions(+), 6 deletions(-) diff --git a/drivers/gpu/drm/drm_atomic_uapi.c b/drivers/gpu/drm/drm_atomic= _uapi.c index 7609c798d73d..d888ee8f7a11 100644 --- a/drivers/gpu/drm/drm_atomic_uapi.c +++ b/drivers/gpu/drm/drm_atomic_uapi.c @@ -27,8 +27,9 @@ * Daniel Vetter */ =20 -#include #include +#include +#include #include #include #include @@ -1063,6 +1064,7 @@ int drm_atomic_set_property(struct drm_atomic_state *= state, struct drm_plane *plane =3D obj_to_plane(obj); struct drm_plane_state *plane_state; struct drm_mode_config *config =3D &plane->dev->mode_config; + const struct drm_plane_helper_funcs *plane_funcs =3D plane->helper_priva= te; =20 plane_state =3D drm_atomic_get_plane_state(state, plane); if (IS_ERR(plane_state)) { @@ -1080,11 +1082,20 @@ int drm_atomic_set_property(struct drm_atomic_state= *state, break; } =20 - if (async_flip && plane_state->plane->type !=3D DRM_PLANE_TYPE_PRIMARY) { - drm_dbg_atomic(prop->dev, - "[OBJECT:%d] Only primary planes can be changed during async fl= ip\n", - obj->id); - ret =3D -EINVAL; + if (async_flip) { + /* we always allow primary planes */ + if (plane->type !=3D DRM_PLANE_TYPE_PRIMARY) { + ret =3D -EINVAL; + + if (plane_funcs && plane_funcs->atomic_async_check) + ret =3D plane_funcs->atomic_async_check(plane, state); + + if (ret) { + drm_dbg_atomic(prop->dev, + "[PLANE:%d] does not support async flips\n", + obj->id); + } + } break; } =20 --=20 2.45.2 From nobody Mon Feb 9 05:00:39 2026 Received: from fanzine2.igalia.com (fanzine.igalia.com [178.60.130.6]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D5170A95B for ; Sat, 6 Jul 2024 01:12:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=178.60.130.6 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1720228359; cv=none; b=iJ95vZPyMkytHEO6Du0SDvoLVIgccZ+dcQzQhWvlHjLIwE2p/zYGzswilmnCOoWACjg1u1fy/P0McXwwH5QIanXiD0ygxDPQQ9+ZDyzzRWi6GiMTIrJ+ISOoIYvnRav65Wx5Gafiq9zBpSBz1O68qhKfNz/jt+C5NiW+Uf/0RxQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1720228359; c=relaxed/simple; bh=816rS1LbDDHATDQTUEobneLX9rO4Id+0jacMAd+X4kI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=g04HHEkmo78QLUNoET7NBBVi8jbi0QsoQHEg27qL2Rz5oRLZKQoMWuN84XUACVr/cyHX17rO8LWhP58gQpIyEWckHpvDP3GZcp4HbLALqfkXqf+7wZjeihCeTzrmilCPG5/XQ10VJYFQDoR7X9xzPQsM73EKXMIbSCZPecTgAI0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=igalia.com; spf=pass smtp.mailfrom=igalia.com; dkim=pass (2048-bit key) header.d=igalia.com header.i=@igalia.com header.b=FFirQdfR; arc=none smtp.client-ip=178.60.130.6 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=igalia.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=igalia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=igalia.com header.i=@igalia.com header.b="FFirQdfR" DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=igalia.com; s=20170329; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References: In-Reply-To:Message-ID:Date:Subject:Cc:To:From:Sender:Reply-To:Content-ID: Content-Description:Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc :Resent-Message-ID:List-Id:List-Help:List-Unsubscribe:List-Subscribe: List-Post:List-Owner:List-Archive; bh=l5JcqvwpauG1MaLapU7aLgFKkaqUviY9iW4gOJf2wGk=; b=FFirQdfRI+woOVRRIB8oKh129H 0U9nrpYOfaRYOAl4k7nk3Nc2emA2njzGqHLC1xHYztHMKzzozA/WYwXpevLq/gE8URnd9wVWVNxLV Lyx5BdABJvUl9h+N4mmLUDGIxCz7kLE0ZDelcf/qB11grA5VW7ktE+3+b+2BYoVDthq8uRUPJ84yC ci/Z6XkfUQfJsw5rvANXvw70Erag/mQqjttJLCWGJJRg2KN9BG941voEifhidjEtg4iMBP4MFFHK9 /5UpOnUFWEYXZcLjn667A3DjJyAT0q0lNHoo2OpDf61aK3hgPmKtzQSaXfLwlnmN6MgZyjuX3+zO4 fj6adT0g==; Received: from [191.19.134.16] (helo=localhost.localdomain) by fanzine2.igalia.com with esmtpsa (Cipher TLS1.3:ECDHE_X25519__RSA_PSS_RSAE_SHA256__AES_256_GCM:256) (Exim) id 1sPtyc-00BhBm-0K; Sat, 06 Jul 2024 03:12:34 +0200 From: =?UTF-8?q?Andr=C3=A9=20Almeida?= To: dri-devel@lists.freedesktop.org, amd-gfx@lists.freedesktop.org, linux-kernel@vger.kernel.org Cc: kernel-dev@igalia.com, alexander.deucher@amd.com, christian.koenig@amd.com, Simon Ser , Pekka Paalanen , daniel@ffwll.ch, Daniel Stone , =?UTF-8?q?=27Marek=20Ol=C5=A1=C3=A1k=27?= , Dave Airlie , ville.syrjala@linux.intel.com, Xaver Hugl , Joshua Ashton , =?UTF-8?q?Michel=20D=C3=A4nzer?= , Dmitry Baryshkov , =?UTF-8?q?Andr=C3=A9=20Almeida?= Subject: [PATCH v8 2/2] drm/amdgpu: Enable async flip on overlay planes Date: Fri, 5 Jul 2024 22:12:14 -0300 Message-ID: <20240706011214.380390-3-andrealmeid@igalia.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20240706011214.380390-1-andrealmeid@igalia.com> References: <20240706011214.380390-1-andrealmeid@igalia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable amdgpu can handle async flips on overlay planes, so allow it for atomic async checks. Signed-off-by: Andr=C3=A9 Almeida --- drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_plane.c | 3 +-- 1 file changed, 1 insertion(+), 2 deletions(-) diff --git a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_plane.c b/driv= ers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_plane.c index 8a4c40b4c27e..125402964289 100644 --- a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_plane.c +++ b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_plane.c @@ -1175,8 +1175,7 @@ static int amdgpu_dm_plane_atomic_check(struct drm_pl= ane *plane, static int amdgpu_dm_plane_atomic_async_check(struct drm_plane *plane, struct drm_atomic_state *state) { - /* Only support async updates on cursor planes. */ - if (plane->type !=3D DRM_PLANE_TYPE_CURSOR) + if (plane->type !=3D DRM_PLANE_TYPE_CURSOR && plane->type !=3D DRM_PLANE_= TYPE_OVERLAY) return -EINVAL; =20 return 0; --=20 2.45.2