From nobody Sat Feb 7 18:57:58 2026 Received: from APC01-SG2-obe.outbound.protection.outlook.com (mail-sgaapc01rlnn2047.outbound.protection.outlook.com [40.95.54.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 51F218405D; Mon, 1 Jul 2024 12:30:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.95.54.47 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719837063; cv=fail; b=R/e7HUzf3fz/gg9fifbNTcXLfd5t2Jjrbu0tbGaiYfxKLo2nlEy/c+jnaDtND613CmuWs2vOoqTosvecDMzU9HWdWTATi/cf/se7h9Lrd0JzSnhNJh4HQ65jnv2be5mc5XnY3pZZPchSrf5+hOOyPPd6YYFyLPgCY5pcaei3fdk= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719837063; c=relaxed/simple; bh=ipgwjH8xldLeSA6Efwz+u+/MJHdeiyF7b7eHg1ug4pM=; h=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type; b=Nr1R4XQ3c3bJbehKQEnqmdBZdullhlpCadbCP9mkyvotAA6eUrmvWLAzQjVn4eS/nNmJZfji5vLBw90a4Z7KqUmgrFwNGLW8iCwP9o7IjyXpUhV118yT1hqvKtKBStNpUewfDxfUDWUEqAS7cDCjwdkI7tovUikaEub8EFH56OA= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=fail (p=none dis=none) header.from=gmail.com; spf=none smtp.mailfrom=taln60.nuvoton.co.il; dkim=pass (1024-bit key) header.d=nuvoton.onmicrosoft.com header.i=@nuvoton.onmicrosoft.com header.b=H/aZHSXl; arc=fail smtp.client-ip=40.95.54.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=fail (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=none smtp.mailfrom=taln60.nuvoton.co.il Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=nuvoton.onmicrosoft.com header.i=@nuvoton.onmicrosoft.com header.b="H/aZHSXl" ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=eMhE90IpA5LS1Spd5+0eNV371UySqZ6v0dgEidmd/BvOGfO7R9uouD8Mw5smiNXe0LTZxVSz3TG0l3rJhV3jmOoVz4zhJ2mtzEtxSON8UMDwa5MbVlm/3UQadp7NAKdvzQaoz874Yp9uSnObOI5wACWwWwm0AHla2fLjiOm0teuSaJ6azRj+E2ELIvoXxzgcTxhLxvMK1nB4OoJOu2k888H8e/X9vtQlYZ/2x9pi8p6Z8o1NQ6gNNgawZmkvDSvPXRmTqRsw12YG0JcwSdGcrpGqAmkg6dNs0Tc3WXXJDUfkA3GYeYEUZBiszBc7L2/+NHnw87wRwz7w9SKhzYCPxg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=B1kIFmosdEc0TJ1fx4mIB8wzeoht9cb4AksIoa7KDrs=; b=JgtfkTf68DCQg4N1kGo2u5DcBmHBYytbev6r4k+Wg3Nc8MlY3OTK1eh71pLhGcyrXmmOsrMn19QfGzDbbb1tLsmEgSacK7kRWtjS1RbHXoj3I+rzrDfeLi9DIamM4vcKlwg8WTcBZmOfyRg6B7YHEAGwtdSyR43GXtDStBPhdDcJLuXUkpzGJXJmTXIdexycovIcKbeP/Ad+bQ04ITMKRIUWuQT8wJi1j8txlCURjsuBYAQZtABphBPbB+qJpOti1I5/t3jiKumzNsnoeiUgYxcaS6hLYgTOYxrBFfUpI7EAklLCxS07rmPRA3VbNv1fPIuwLkhL8Vou5wjheYk8/w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=temperror (sender ip is 175.98.123.7) smtp.rcpttodomain=gmail.com smtp.mailfrom=taln60.nuvoton.co.il; dmarc=fail (p=none sp=quarantine pct=100) action=none header.from=gmail.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nuvoton.onmicrosoft.com; s=selector2-nuvoton-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=B1kIFmosdEc0TJ1fx4mIB8wzeoht9cb4AksIoa7KDrs=; b=H/aZHSXlPTLNm3y6MxleP91A3yYHde5q6tFNlcZBE0VvD0aU7PzQvUDzNutYKSIIZhYuH9vO1Bpd6ZKcC9f1di2sgjcgYN8OXU4wsoU5JOAAdGxOysK2E1YWxJz3KCwF0LyrgNvRGgMRgnd4nNf93C0EoVlvyclxFSufkhOIZU4= Received: from SI1PR02CA0009.apcprd02.prod.outlook.com (2603:1096:4:1f7::10) by SEYPR03MB7022.apcprd03.prod.outlook.com (2603:1096:101:c6::5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7719.29; Mon, 1 Jul 2024 12:30:33 +0000 Received: from SG1PEPF000082E3.apcprd02.prod.outlook.com (2603:1096:4:1f7:cafe::73) by SI1PR02CA0009.outlook.office365.com (2603:1096:4:1f7::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7719.32 via Frontend Transport; Mon, 1 Jul 2024 12:30:33 +0000 X-MS-Exchange-Authentication-Results: spf=temperror (sender IP is 175.98.123.7) smtp.mailfrom=taln60.nuvoton.co.il; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=gmail.com; Received-SPF: TempError (protection.outlook.com: error in processing during lookup of taln60.nuvoton.co.il: DNS Timeout) Received: from NTHCCAS02.nuvoton.com (175.98.123.7) by SG1PEPF000082E3.mail.protection.outlook.com (10.167.240.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.7741.18 via Frontend Transport; Mon, 1 Jul 2024 12:30:30 +0000 Received: from NTHCCAS01.nuvoton.com (10.1.8.28) by NTHCCAS02.nuvoton.com (10.1.9.121) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.39; Mon, 1 Jul 2024 20:30:29 +0800 Received: from taln58.nuvoton.co.il (10.191.1.178) by NTHCCAS01.nuvoton.com (10.1.8.28) with Microsoft SMTP Server id 15.1.2507.39 via Frontend Transport; Mon, 1 Jul 2024 20:30:29 +0800 Received: from taln60.nuvoton.co.il (taln60 [10.191.1.180]) by taln58.nuvoton.co.il (Postfix) with ESMTP id 1F77E5F673; Mon, 1 Jul 2024 15:30:28 +0300 (IDT) Received: by taln60.nuvoton.co.il (Postfix, from userid 10070) id 0C973DC0BB9; Mon, 1 Jul 2024 15:30:28 +0300 (IDT) From: Tomer Maimon To: , , , , , , CC: , , , Tomer Maimon Subject: [PATCH v1] arm64: dts: nuvoton: npcm8xx: pin and gpio controller nodes Date: Mon, 1 Jul 2024 15:30:26 +0300 Message-ID: <20240701123026.3787254-1-tmaimon77@gmail.com> X-Mailer: git-send-email 2.34.1 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-NotSetDelaration: True X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SG1PEPF000082E3:EE_|SEYPR03MB7022:EE_ X-MS-Office365-Filtering-Correlation-Id: 055a138c-54e2-4d38-f39e-08dc99c998b0 X-MS-Exchange-SenderADCheck: 2 X-MS-Exchange-AntiSpam-Relay: 1 X-Microsoft-Antispam: BCL:0;ARA:13230040|35950700016|7416014|376014|48200799018|82310400026|7093399012|61400799027|35450700002; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?RhDpPOmz5Gw6TBgYrEczBK9zC/TXudkxlyZZ+xGkMioRzsZ1MbvPrLGV+U9W?= =?us-ascii?Q?gVofVESwtfx8RWGAGfodbrdqUlD+Z65yBeO6r/qnN9/C1yFLbdGDwAxBq2b+?= =?us-ascii?Q?q9qHCA4TePKPovQqF0fI+iRO5ifiXzonuMJ2byP+Mc9DH0MKQqxcDt8isXyM?= =?us-ascii?Q?Pj9nBwxyNK1yMoeqoEf+isk1E8OmwEHnPCY/IUDa3i4xBOQ7QhWonUXPTDrS?= =?us-ascii?Q?7sT/xf/dWsYP2+bh8STytI2103aQNFUS9hztlIaH3ZhAb1lAPnHkHlzGDQLF?= =?us-ascii?Q?SQMwtSokUI5spjakai3bupuzCNKt5Uf9LF4i1Ata1Rh7QFrC55mG0b49Ld+D?= =?us-ascii?Q?d8ZhdFZgJx7rWsXJI152pDehSpai6OPOkpE9c8Xp1GbG4DVwUggycuYG8SDk?= =?us-ascii?Q?h5L/YmTjEjMYt0boCB9L1J0WsO8J4A5aFQM0BCrdy2y2eXhOijP7kPbaJR3u?= =?us-ascii?Q?A8nUZWi6dclo7lYtfAYt/K6fFF/UzJq3i6DhjRY0b1m97CVTd6NGhja1ZEMQ?= =?us-ascii?Q?9JF8SV5DVSz4tWRL4VNLBs6nbaEEND9iDXQorwRGoGf3NslGHro4ZgZLRo4Z?= =?us-ascii?Q?TkGW/vjQTBO3rKBL+SUYDlrZOn2OZqh/LGFFVDSyFBcV6fv5eTK6qdnyk7Kd?= =?us-ascii?Q?FgX8yZlNggVQo2zLvhec7Z5PAmgUOg9mqUnNMpC0zR/buL1wJ3rEQ3dDeW/O?= =?us-ascii?Q?JulffjBk7yTV+bTg0S3Zz4+kdNhA+hnfd/OLzFZ9fid67/GEyWsFJu6XoCkd?= =?us-ascii?Q?sffXmDJoJYfOwpgMrvQc6LvolMw+GWLZVSgqiba5vJ1fYkuRU4w/xvMJcw/F?= =?us-ascii?Q?2LkI0U59rB4TnhO/VL6pavfvYByAN4tZO44zGc0xfO9Vvb+6RciF47SxSf6/?= =?us-ascii?Q?kfexM1lpELiVjRiljALi/aF/sXTCYhTbTQ8uuTwcg7bR2jASUlQ3ZEoO0qf+?= =?us-ascii?Q?9SzEjIuYynJRSy9lRDHPEfUpskt3oIK1zLBq/sIyYlvdRum6rjL0qmTMmxNb?= =?us-ascii?Q?0zcx+IZWHTpY8nsmBk0VkpLv/8yoUGNBzmdAV1wKfzlB3Cu2d7ImSt3+pva3?= =?us-ascii?Q?Zbds5gGPEQUFMdp7KrFfHmO5mUK4Zl1JqzRdamL6+Mqai2CHHsFas+rQcPt2?= =?us-ascii?Q?KiL2JWCnKd1XmTeE4pZIqfsajc8tZ0w7r8NEXoKH9POlZx4qG+Lt5lEPin9d?= =?us-ascii?Q?tN5gmJdLBoqeIi4he3dIXj2XfvsU5LaVfcaEpQH3CnlIjlz0l0xaFSK0tdSJ?= =?us-ascii?Q?hjZN8+pZETYN+UkJjfYI0FjScoIMeWpQxjZURhaxMCqjer8aRf/SQtCrWJHG?= =?us-ascii?Q?bHDywd0gabh8r6qGNM8TTMSb2ZvEC2v/iIa1Su5NcAt2odHEx/MyyZoZwuXq?= =?us-ascii?Q?ximAbik5/XmrSflNj5OViTAb9cx/Ioh+gHd0Cdpwi6VVEkjH9tx53mgx5B5b?= =?us-ascii?Q?fJ8jnF503FUjU0ZXxoWKQY+6oyBQYY1Rf3bNDB+ttoFOuV9ftV5jyw=3D=3D?= X-Forefront-Antispam-Report: CIP:175.98.123.7;CTRY:TW;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:NTHCCAS02.nuvoton.com;PTR:175-98-123-7.static.tfn.net.tw;CAT:NONE;SFS:(13230040)(35950700016)(7416014)(376014)(48200799018)(82310400026)(7093399012)(61400799027)(35450700002);DIR:OUT;SFP:1022; X-OriginatorOrg: nuvoton.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 01 Jul 2024 12:30:30.7883 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 055a138c-54e2-4d38-f39e-08dc99c998b0 X-MS-Exchange-CrossTenant-Id: a3f24931-d403-4b4a-94f1-7d83ac638e07 X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=a3f24931-d403-4b4a-94f1-7d83ac638e07;Ip=[175.98.123.7];Helo=[NTHCCAS02.nuvoton.com] X-MS-Exchange-CrossTenant-AuthSource: SG1PEPF000082E3.apcprd02.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SEYPR03MB7022 Content-Type: text/plain; charset="utf-8" Add BMC Nuvoton NPCM8XX pin and GPIO controller nodes. The Pin controller node includes eight GPIO controller nodes, each GPIO node control 32 GPIO. Signed-off-by: Tomer Maimon --- This patch depends on patch:=20 dt-bindings: pinctrl: npcm8xx: add missing pin group and mux function .../dts/nuvoton/nuvoton-common-npcm8xx.dtsi | 706 ++++++++++++++++++ 1 file changed, 706 insertions(+) diff --git a/arch/arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi b/arch= /arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi index ecd171b2feba..7ae7c28009bd 100644 --- a/arch/arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi +++ b/arch/arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi @@ -176,4 +176,710 @@ watchdog2: watchdog@a01c { }; }; }; + + pinctrl: pinctrl@f0010000 { + compatible =3D "nuvoton,npcm845-pinctrl"; + ranges =3D <0x0 0x0 0xf0010000 0x8000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + nuvoton,sysgcr =3D <&gcr>; +=20 + gpio0: gpio@f0010000 { + gpio-controller; + #gpio-cells =3D <2>; + reg =3D <0x0 0xB0>; + interrupts =3D ; + gpio-ranges =3D <&pinctrl 0 0 32>; + }; + gpio1: gpio@f0011000 { + gpio-controller; + #gpio-cells =3D <2>; + reg =3D <0x1000 0xB0>; + interrupts =3D ; + gpio-ranges =3D <&pinctrl 0 32 32>; + }; + gpio2: gpio@f0012000 { + gpio-controller; + #gpio-cells =3D <2>; + reg =3D <0x2000 0xB0>; + interrupts =3D ; + gpio-ranges =3D <&pinctrl 0 64 32>; + }; + gpio3: gpio@f0013000 { + gpio-controller; + #gpio-cells =3D <2>; + reg =3D <0x3000 0xB0>; + interrupts =3D ; + gpio-ranges =3D <&pinctrl 0 96 32>; + }; + gpio4: gpio@f0014000 { + gpio-controller; + #gpio-cells =3D <2>; + reg =3D <0x4000 0xB0>; + interrupts =3D ; + gpio-ranges =3D <&pinctrl 0 128 32>; + }; + gpio5: gpio@f0015000 { + gpio-controller; + #gpio-cells =3D <2>; + reg =3D <0x5000 0xB0>; + interrupts =3D ; + gpio-ranges =3D <&pinctrl 0 160 32>; + }; + gpio6: gpio@f0016000 { + gpio-controller; + #gpio-cells =3D <2>; + reg =3D <0x6000 0xB0>; + interrupts =3D ; + gpio-ranges =3D <&pinctrl 0 192 32>; + }; + gpio7: gpio@f0017000 { + gpio-controller; + #gpio-cells =3D <2>; + reg =3D <0x7000 0xB0>; + interrupts =3D ; + gpio-ranges =3D <&pinctrl 0 224 32>; + }; + + iox1_pins: iox1-mux { + groups =3D "iox1"; + function =3D "iox1"; + }; + iox2_pins: iox2-mux { + groups =3D "iox2"; + function =3D "iox2"; + }; + smb1d_pins: smb1d-mux { + groups =3D "smb1d"; + function =3D "smb1d"; + }; + smb2d_pins: smb2d-mux { + groups =3D "smb2d"; + function =3D "smb2d"; + }; + lkgpo1_pins: lkgpo1-mux { + groups =3D "lkgpo1"; + function =3D "lkgpo1"; + }; + lkgpo2_pins: lkgpo2-mux { + groups =3D "lkgpo2"; + function =3D "lkgpo2"; + }; + ioxh_pins: ioxh-mux { + groups =3D "ioxh"; + function =3D "ioxh"; + }; + gspi_pins: gspi-mux { + groups =3D "gspi"; + function =3D "gspi"; + }; + smb5b_pins: smb5b-mux { + groups =3D "smb5b"; + function =3D "smb5b"; + }; + smb5c_pins: smb5c-mux { + groups =3D "smb5c"; + function =3D "smb5c"; + }; + lkgpo0_pins: lkgpo0-mux { + groups =3D "lkgpo0"; + function =3D "lkgpo0"; + }; + pspi_pins: pspi-mux { + groups =3D "pspi"; + function =3D "pspi"; + }; + jm1_pins: jm1-mux { + groups =3D "jm1"; + function =3D "jm1"; + }; + jm2_pins: jm2-mux { + groups =3D "jm2"; + function =3D "jm2"; + }; + smb4den_pins: smb4den-mux { + groups =3D "smb4den"; + function =3D "smb4den"; + }; + smb4b_pins: smb4b-mux { + groups =3D "smb4b"; + function =3D "smb4b"; + }; + smb4c_pins: smb4c-mux { + groups =3D "smb4c"; + function =3D "smb4c"; + }; + smb15_pins: smb15-mux { + groups =3D "smb15"; + function =3D "smb15"; + }; + smb16_pins: smb16-mux { + groups =3D "smb16"; + function =3D "smb16"; + }; + smb17_pins: smb17-mux { + groups =3D "smb17"; + function =3D "smb17"; + }; + smb18_pins: smb18-mux { + groups =3D "smb18"; + function =3D "smb18"; + }; + smb19_pins: smb19-mux { + groups =3D "smb19"; + function =3D "smb19"; + }; + smb20_pins: smb20-mux { + groups =3D "smb20"; + function =3D "smb20"; + }; + smb21_pins: smb21-mux { + groups =3D "smb21"; + function =3D "smb21"; + }; + smb22_pins: smb22-mux { + groups =3D "smb22"; + function =3D "smb22"; + }; + smb23_pins: smb23-mux { + groups =3D "smb23"; + function =3D "smb23"; + }; + smb4d_pins: smb4d-mux { + groups =3D "smb4d"; + function =3D "smb4d"; + }; + smb14_pins: smb14-mux { + groups =3D "smb14"; + function =3D "smb14"; + }; + smb5_pins: smb5-mux { + groups =3D "smb5"; + function =3D "smb5"; + }; + smb4_pins: smb4-mux { + groups =3D "smb4"; + function =3D "smb4"; + }; + smb3_pins: smb3-mux { + groups =3D "smb3"; + function =3D "smb3"; + }; + spi0cs1_pins: spi0cs1-mux { + groups =3D "spi0cs1"; + function =3D "spi0cs1"; + }; + spi0cs2_pins: spi0cs2-mux { + groups =3D "spi0cs2"; + function =3D "spi0cs2"; + }; + spi0cs3_pins: spi0cs3-mux { + groups =3D "spi0cs3"; + function =3D "spi0cs3"; + }; + smb3c_pins: smb3c-mux { + groups =3D "smb3c"; + function =3D "smb3c"; + }; + smb3b_pins: smb3b-mux { + groups =3D "smb3b"; + function =3D "smb3b"; + }; + bmcuart0a_pins: bmcuart0a-mux { + groups =3D "bmcuart0a"; + function =3D "bmcuart0a"; + }; + uart1_pins: uart1-mux { + groups =3D "uart1"; + function =3D "uart1"; + }; + jtag2_pins: jtag2-mux { + groups =3D "jtag2"; + function =3D "jtag2"; + }; + bmcuart1_pins: bmcuart1-mux { + groups =3D "bmcuart1"; + function =3D "bmcuart1"; + }; + uart2_pins: uart2-mux { + groups =3D "uart2"; + function =3D "uart2"; + }; + bmcuart0b_pins: bmcuart0b-mux { + groups =3D "bmcuart0b"; + function =3D "bmcuart0b"; + }; + r1err_pins: r1err-mux { + groups =3D "r1err"; + function =3D "r1err"; + }; + r1md_pins: r1md-mux { + groups =3D "r1md"; + function =3D "r1md"; + }; + r1oen_pins: r1oen-mux { + groups =3D "r1oen"; + function =3D "r1oen"; + }; + r2oen_pins: r2oen-mux { + groups =3D "r2oen"; + function =3D "r2oen"; + }; + rmii3_pins: rmii3-mux { + groups =3D "rmii3"; + function =3D "rmii3"; + }; + r3oen_pins: r3oen-mux { + groups =3D "r3oen"; + function =3D "r3oen"; + }; + smb3d_pins: smb3d-mux { + groups =3D "smb3d"; + function =3D "smb3d"; + }; + fanin0_pins: fanin0-mux { + groups =3D "fanin0"; + function =3D "fanin0"; + }; + fanin1_pins: fanin1-mux { + groups =3D "fanin1"; + function =3D "fanin1"; + }; + fanin2_pins: fanin2-mux { + groups =3D "fanin2"; + function =3D "fanin2"; + }; + fanin3_pins: fanin3-mux { + groups =3D "fanin3"; + function =3D "fanin3"; + }; + fanin4_pins: fanin4-mux { + groups =3D "fanin4"; + function =3D "fanin4"; + }; + fanin5_pins: fanin5-mux { + groups =3D "fanin5"; + function =3D "fanin5"; + }; + fanin6_pins: fanin6-mux { + groups =3D "fanin6"; + function =3D "fanin6"; + }; + fanin7_pins: fanin7-mux { + groups =3D "fanin7"; + function =3D "fanin7"; + }; + fanin8_pins: fanin8-mux { + groups =3D "fanin8"; + function =3D "fanin8"; + }; + fanin9_pins: fanin9-mux { + groups =3D "fanin9"; + function =3D "fanin9"; + }; + fanin10_pins: fanin10-mux { + groups =3D "fanin10"; + function =3D "fanin10"; + }; + fanin11_pins: fanin11-mux { + groups =3D "fanin11"; + function =3D "fanin11"; + }; + fanin12_pins: fanin12-mux { + groups =3D "fanin12"; + function =3D "fanin12"; + }; + fanin13_pins: fanin13-mux { + groups =3D "fanin13"; + function =3D "fanin13"; + }; + fanin14_pins: fanin14-mux { + groups =3D "fanin14"; + function =3D "fanin14"; + }; + fanin15_pins: fanin15-mux { + groups =3D "fanin15"; + function =3D "fanin15"; + }; + pwm0_pins: pwm0-mux { + groups =3D "pwm0"; + function =3D "pwm0"; + }; + pwm1_pins: pwm1-mux { + groups =3D "pwm1"; + function =3D "pwm1"; + }; + pwm2_pins: pwm2-mux { + groups =3D "pwm2"; + function =3D "pwm2"; + }; + pwm3_pins: pwm3-mux { + groups =3D "pwm3"; + function =3D "pwm3"; + }; + r2_pins: r2-mux { + groups =3D "r2"; + function =3D "r2"; + }; + r2err_pins: r2err-mux { + groups =3D "r2err"; + function =3D "r2err"; + }; + r2md_pins: r2md-mux { + groups =3D "r2md"; + function =3D "r2md"; + }; + r3rxer_pins: r3rxer-mux { + groups =3D "r3rxer"; + function =3D "r3rxer"; + }; + ga20kbc_pins: ga20kbc-mux { + groups =3D "ga20kbc"; + function =3D "ga20kbc"; + }; + smb5d_pins: smb5d-mux { + groups =3D "smb5d"; + function =3D "smb5d"; + }; + lpc_pins: lpc-mux { + groups =3D "lpc"; + function =3D "lpc"; + }; + espi_pins: espi-mux { + groups =3D "espi"; + function =3D "espi"; + }; + sg1mdio_pins: sg1mdio-mux { + groups =3D "sg1mdio"; + function =3D "sg1mdio"; + }; + rg2_pins: rg2-mux { + groups =3D "rg2"; + function =3D "rg2"; + }; + ddr_pins: ddr-mux { + groups =3D "ddr"; + function =3D "ddr"; + }; + i3c0_pins: i3c0-mux { + groups =3D "i3c0"; + function =3D "i3c0"; + }; + i3c1_pins: i3c1-mux { + groups =3D "i3c1"; + function =3D "i3c1"; + }; + i3c2_pins: i3c2-mux { + groups =3D "i3c2"; + function =3D "i3c2"; + }; + i3c3_pins: i3c3-mux { + groups =3D "i3c3"; + function =3D "i3c3"; + }; + i3c4_pins: i3c4-mux { + groups =3D "i3c4"; + function =3D "i3c4"; + }; + i3c5_pins: i3c5-mux { + groups =3D "i3c5"; + function =3D "i3c5"; + }; + smb0_pins: smb0-mux { + groups =3D "smb0"; + function =3D "smb0"; + }; + smb1_pins: smb1-mux { + groups =3D "smb1"; + function =3D "smb1"; + }; + smb2_pins: smb2-mux { + groups =3D "smb2"; + function =3D "smb2"; + }; + smb2c_pins: smb2c-mux { + groups =3D "smb2c"; + function =3D "smb2c"; + }; + smb2b_pins: smb2b-mux { + groups =3D "smb2b"; + function =3D "smb2b"; + }; + smb1c_pins: smb1c-mux { + groups =3D "smb1c"; + function =3D "smb1c"; + }; + smb1b_pins: smb1b-mux { + groups =3D "smb1b"; + function =3D "smb1b"; + }; + smb8_pins: smb8-mux { + groups =3D "smb8"; + function =3D "smb8"; + }; + smb9_pins: smb9-mux { + groups =3D "smb9"; + function =3D "smb9"; + }; + smb10_pins: smb10-mux { + groups =3D "smb10"; + function =3D "smb10"; + }; + smb11_pins: smb11-mux { + groups =3D "smb11"; + function =3D "smb11"; + }; + sd1_pins: sd1-mux { + groups =3D "sd1"; + function =3D "sd1"; + }; + sd1pwr_pins: sd1pwr-mux { + groups =3D "sd1pwr"; + function =3D "sd1pwr"; + }; + pwm4_pins: pwm4-mux { + groups =3D "pwm4"; + function =3D "pwm4"; + }; + pwm5_pins: pwm5-mux { + groups =3D "pwm5"; + function =3D "pwm5"; + }; + pwm6_pins: pwm6-mux { + groups =3D "pwm6"; + function =3D "pwm6"; + }; + pwm7_pins: pwm7-mux { + groups =3D "pwm7"; + function =3D "pwm7"; + }; + pwm8_pins: pwm8-mux { + groups =3D "pwm8"; + function =3D "pwm8"; + }; + pwm9_pins: pwm9-mux { + groups =3D "pwm9"; + function =3D "pwm9"; + }; + pwm10_pins: pwm10-mux { + groups =3D "pwm10"; + function =3D "pwm10"; + }; + pwm11_pins: pwm11-mux { + groups =3D "pwm11"; + function =3D "pwm11"; + }; + mmc8_pins: mmc8-mux { + groups =3D "mmc8"; + function =3D "mmc8"; + }; + mmc_pins: mmc-mux { + groups =3D "mmc"; + function =3D "mmc"; + }; + mmcwp_pins: mmcwp-mux { + groups =3D "mmcwp"; + function =3D "mmcwp"; + }; + mmccd_pins: mmccd-mux { + groups =3D "mmccd"; + function =3D "mmccd"; + }; + mmcrst_pins: mmcrst-mux { + groups =3D "mmcrst"; + function =3D "mmcrst"; + }; + clkout_pins: clkout-mux { + groups =3D "clkout"; + function =3D "clkout"; + }; + serirq_pins: serirq-mux { + groups =3D "serirq"; + function =3D "serirq"; + }; + lpcclk_pins: lpcclk-mux { + groups =3D "lpcclk"; + function =3D "lpcclk"; + }; + scipme_pins: scipme-mux { + groups =3D "scipme"; + function =3D "scipme"; + }; + smb6_pins: smb6-mux { + groups =3D "smb6"; + function =3D "smb6"; + }; + smb6b_pins: smb6b-mux { + groups =3D "smb6b"; + function =3D "smb6b"; + }; + smb6c_pins: smb6c-mux { + groups =3D "smb6c"; + function =3D "smb6c"; + }; + smb6d_pins: smb6d-mux { + groups =3D "smb6d"; + function =3D "smb6d"; + }; + smb7_pins: smb7-mux { + groups =3D "smb7"; + function =3D "smb7"; + }; + smb7b_pins: smb7b-mux { + groups =3D "smb7b"; + function =3D "smb7b"; + }; + smb7c_pins: smb7c-mux { + groups =3D "smb7c"; + function =3D "smb7c"; + }; + smb7d_pins: smb7d-mux { + groups =3D "smb7d"; + function =3D "smb7d"; + }; + spi1_pins: spi1-mux { + groups =3D "spi1"; + function =3D "spi1"; + }; + faninx_pins: faninx-mux { + groups =3D "faninx"; + function =3D "faninx"; + }; + r1_pins: r1-mux { + groups =3D "r1"; + function =3D "r1"; + }; + spi3_pins: spi3-mux { + groups =3D "spi3"; + function =3D "spi3"; + }; + spi3cs1_pins: spi3cs1-mux { + groups =3D "spi3cs1"; + function =3D "spi3cs1"; + }; + spi3quad_pins: spi3quad-mux { + groups =3D "spi3quad"; + function =3D "spi3quad"; + }; + spi3cs2_pins: spi3cs2-mux { + groups =3D "spi3cs2"; + function =3D "spi3cs2"; + }; + spi3cs3_pins: spi3cs3-mux { + groups =3D "spi3cs3"; + function =3D "spi3cs3"; + }; + nprd_smi_pins: nprd-smi-mux { + groups =3D "nprd_smi"; + function =3D "nprd_smi"; + }; + smb0b_pins: smb0b-mux { + groups =3D "smb0b"; + function =3D "smb0b"; + }; + smb0c_pins: smb0c-mux { + groups =3D "smb0c"; + function =3D "smb0c"; + }; + smb0den_pins: smb0den-mux { + groups =3D "smb0den"; + function =3D "smb0den"; + }; + smb0d_pins: smb0d-mux { + groups =3D "smb0d"; + function =3D "smb0d"; + }; + ddc_pins: ddc-mux { + groups =3D "ddc"; + function =3D "ddc"; + }; + rg2mdio_pins: rg2mdio-mux { + groups =3D "rg2mdio"; + function =3D "rg2mdio"; + }; + wdog1_pins: wdog1-mux { + groups =3D "wdog1"; + function =3D "wdog1"; + }; + wdog2_pins: wdog2-mux { + groups =3D "wdog2"; + function =3D "wdog2"; + }; + smb12_pins: smb12-mux { + groups =3D "smb12"; + function =3D "smb12"; + }; + smb13_pins: smb13-mux { + groups =3D "smb13"; + function =3D "smb13"; + }; + spix_pins: spix-mux { + groups =3D "spix"; + function =3D "spix"; + }; + spixcs1_pins: spixcs1-mux { + groups =3D "spixcs1"; + function =3D "spixcs1"; + }; + clkreq_pins: clkreq-mux { + groups =3D "clkreq"; + function =3D "clkreq"; + }; + hgpio0_pins: hgpio0-mux { + groups =3D "hgpio0"; + function =3D "hgpio0"; + }; + hgpio1_pins: hgpio1-mux { + groups =3D "hgpio1"; + function =3D "hgpio1"; + }; + hgpio2_pins: hgpio2-mux { + groups =3D "hgpio2"; + function =3D "hgpio2"; + }; + hgpio3_pins: hgpio3-mux { + groups =3D "hgpio3"; + function =3D "hgpio3"; + }; + hgpio4_pins: hgpio4-mux { + groups =3D "hgpio4"; + function =3D "hgpio4"; + }; + hgpio5_pins: hgpio5-mux { + groups =3D "hgpio5"; + function =3D "hgpio5"; + }; + hgpio6_pins: hgpio6-mux { + groups =3D "hgpio6"; + function =3D "hgpio6"; + }; + hgpio7_pins: hgpio7-mux { + groups =3D "hgpio7"; + function =3D "hgpio7"; + }; + bu4_pins: bu4-mux { + groups =3D "bu4"; + function =3D "bu4"; + }; + bu4b_pins: bu4b-mux { + groups =3D "bu4b"; + function =3D "bu4b"; + }; + bu5_pins: bu5-mux { + groups =3D "bu5"; + function =3D "bu5"; + }; + bu5b_pins: bu5b-mux { + groups =3D "bu5b"; + function =3D "bu5b"; + }; + bu6_pins: bu6-mux { + groups =3D "bu6"; + function =3D "bu6"; + }; + gpo187_pins: gpo187-mux { + groups =3D "gpo187"; + function =3D "gpo187"; + }; + }; }; --=20 2.34.1