From nobody Fri Dec 19 06:02:39 2025 Received: from mail-io1-f53.google.com (mail-io1-f53.google.com [209.85.166.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 355022AE68 for ; Sun, 30 Jun 2024 22:19:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.166.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719785980; cv=none; b=CRD/wOr9elZC6DCyCENSQsUyTwZrCh9gOgP6WLgownVm7UgJjWyc7r63YyrxMVeN1irFfVa4+LIRveLz+RV3fd9xmgvBOdpPyoDMbR9LBT7GuwAYcWO8TEnsXj1qEs2nQQlIhkplP1Vv2nYMZcTBOqt7phbPHWc8E+fHtzHhz9c= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719785980; c=relaxed/simple; bh=7t/hvLfnp3ulwwuGa0R3lXO/+NS/TEqQ4pUEyuE9iY4=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=gMuWotIHpRfRWEsrcZXkSu4VNb1j/Em1CzR12kdmoGjcgrEJL50iUgXQTj2CGW6MvGeq6RaNvVnsbIQMIPVdrYgpwTd4WFufx1/a3R4j0k3dBFtYNJFLIQ8jCi9S3DCbAf2ZXunQfXhorRr6mziTq3VfVnXidxqoXNF/J81m7h0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=na0Fkpdp; arc=none smtp.client-ip=209.85.166.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="na0Fkpdp" Received: by mail-io1-f53.google.com with SMTP id ca18e2360f4ac-7eeea388a8eso95847539f.2 for ; Sun, 30 Jun 2024 15:19:38 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1719785978; x=1720390778; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=4xBwqprF3AIyKjWMpWtTgv9XeBi4pK+ZW2WSJxhUHqk=; b=na0Fkpdp50z9tEI5d6LR3ofi5mhpHWiPLrKXWpICZpVtc3NaIgn3CgU4ZVEYwQ4xJl whUwpzufv8uDA2MD2hL8pdCP0qK/q0/60tnPh8DSEQqNCpIDC92m5Xe2rjUHa4/ViVJ7 /ZX4HXePue+uL+8dkRTIwp+UzTBDFR6hKAZJu7vWKRF1Ts2AGwfsFlUbpS+s8VgJCPil PyTO5HBK4GlYjIt5e/LlrujFkWH1f26SWD5Ps0fzsw1wXsf8jAKrpVGTeWIZhNjbFFVS 2MrIGAhP0Aq7zB1NTmhNV6SjUeekM/4ombPK+1VlfgOU3T5I7QGWx2rS60rTtTbmVLOJ 6g6A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1719785978; x=1720390778; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=4xBwqprF3AIyKjWMpWtTgv9XeBi4pK+ZW2WSJxhUHqk=; b=lVCivxalHLvrfxGMJPF+OAu+4ch6YmsffN0k1ZYdbblfkjO07+f+vA7s8twWJJpuO/ qlbMbjJKO/uVskckzBHklv+/K966SR9yo72Gl8cbhFYt76pfW2NvvWgiRNhT9Ut8deyx +j2MQOboQIQI8eHLQz+oTipIi+XeCrfArdqg3y4wwxGlZ008qQYY1ebtSvHCXiF8sUQp 3sx0YvZNaSb56to/Dc5+wQpDIoUJ+uh74FWh0NtDgnW4ksogchLEIWvYSeBN2WC1sJja TdZzQ2azeJnOCPewiCdeaGnI2Jq98PFxACsQiBRwORWM6IPUfw+P3oF9GegymOlSLC25 cvxQ== X-Forwarded-Encrypted: i=1; AJvYcCXL9h+0C9TFpXcx7B5oUxwUtWC2+LZWCc6fgJGB1IK/MNEbj6ud7Jyv4bcdQhy3P+fcqWKpEPH7mEQhg3uKwb+2dN11j1/QaEOsPL8d X-Gm-Message-State: AOJu0YxA3zhLDj8iHEyMs33xJJDEql/dv1AkiGHtxeBsqPIy7hHcoCQ/ v3T8WHBSQmWOoBknvgtw/Jd5lZ+NiTNxH+orKJp0QfkADeO1nt+g X-Google-Smtp-Source: AGHT+IFbelENHxw+JrJUzxuU8eqeK32hWjKnOOmc0H3WlPOot9jUlCb8eAKHQjc4ie+sDwHejBlnMg== X-Received: by 2002:a6b:6106:0:b0:7f6:2e72:e81b with SMTP id ca18e2360f4ac-7f62ee168f6mr439239939f.4.1719785978120; Sun, 30 Jun 2024 15:19:38 -0700 (PDT) Received: from aford-System-Version.lan ([2601:447:d002:5be:3ec3:787e:965c:8518]) by smtp.gmail.com with ESMTPSA id ca18e2360f4ac-7f61ce9de0dsm171361839f.20.2024.06.30.15.19.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 30 Jun 2024 15:19:37 -0700 (PDT) From: Adam Ford To: dri-devel@lists.freedesktop.org Cc: aford@beaconembedded.com, Adam Ford , Liu Ying , Dmitry Baryshkov , Andrzej Hajda , Neil Armstrong , Robert Foss , Laurent Pinchart , Jonas Karlman , Jernej Skrabec , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Daniel Vetter , linux-kernel@vger.kernel.org Subject: [PATCH V3] drm/bridge: adv7511: Fix Intermittent EDID failures Date: Sun, 30 Jun 2024 17:19:31 -0500 Message-ID: <20240630221931.1650565-1-aford173@gmail.com> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" In the process of adding support for shared IRQ pins, a scenario was accidentally created where adv7511_irq_process returned prematurely causing the EDID to fail randomly. Since the interrupt handler is broken up into two main helper functions, update both of them to treat the helper functions as IRQ handlers. These IRQ routines process their respective tasks as before, but if they determine that actual work was done, mark the respective IRQ status accordingly, and delay the check until everything has been processed. This should guarantee the helper functions don't return prematurely while still returning proper values of either IRQ_HANDLED or IRQ_NONE. Reported-by: Liu Ying Fixes: f3d9683346d6 ("drm/bridge: adv7511: Allow IRQ to share GPIO pins") Signed-off-by: Adam Ford Tested-by: Liu Ying # i.MX8MP EVK ADV7535 EDID retriev= al w/o IRQ Reviewed-by: Dmitry Baryshkov --- V3: Remove unnecessary declaration of ret by evaluating the return code of regmap_read directly. V2: Fix uninitialized cec_status Cut back a little on error handling to return either IRQ_NONE or IRQ_HANDLED. diff --git a/drivers/gpu/drm/bridge/adv7511/adv7511.h b/drivers/gpu/drm/bri= dge/adv7511/adv7511.h index ea271f62b214..ec0b7f3d889c 100644 --- a/drivers/gpu/drm/bridge/adv7511/adv7511.h +++ b/drivers/gpu/drm/bridge/adv7511/adv7511.h @@ -401,7 +401,7 @@ struct adv7511 { =20 #ifdef CONFIG_DRM_I2C_ADV7511_CEC int adv7511_cec_init(struct device *dev, struct adv7511 *adv7511); -void adv7511_cec_irq_process(struct adv7511 *adv7511, unsigned int irq1); +int adv7511_cec_irq_process(struct adv7511 *adv7511, unsigned int irq1); #else static inline int adv7511_cec_init(struct device *dev, struct adv7511 *adv= 7511) { diff --git a/drivers/gpu/drm/bridge/adv7511/adv7511_cec.c b/drivers/gpu/drm= /bridge/adv7511/adv7511_cec.c index 44451a9658a3..2e9c88a2b5ed 100644 --- a/drivers/gpu/drm/bridge/adv7511/adv7511_cec.c +++ b/drivers/gpu/drm/bridge/adv7511/adv7511_cec.c @@ -119,7 +119,7 @@ static void adv7511_cec_rx(struct adv7511 *adv7511, int= rx_buf) cec_received_msg(adv7511->cec_adap, &msg); } =20 -void adv7511_cec_irq_process(struct adv7511 *adv7511, unsigned int irq1) +int adv7511_cec_irq_process(struct adv7511 *adv7511, unsigned int irq1) { unsigned int offset =3D adv7511->info->reg_cec_offset; const u32 irq_tx_mask =3D ADV7511_INT1_CEC_TX_READY | @@ -131,16 +131,19 @@ void adv7511_cec_irq_process(struct adv7511 *adv7511,= unsigned int irq1) unsigned int rx_status; int rx_order[3] =3D { -1, -1, -1 }; int i; + int irq_status =3D IRQ_NONE; =20 - if (irq1 & irq_tx_mask) + if (irq1 & irq_tx_mask) { adv_cec_tx_raw_status(adv7511, irq1); + irq_status =3D IRQ_HANDLED; + } =20 if (!(irq1 & irq_rx_mask)) - return; + return irq_status; =20 if (regmap_read(adv7511->regmap_cec, ADV7511_REG_CEC_RX_STATUS + offset, &rx_status)) - return; + return irq_status; =20 /* * ADV7511_REG_CEC_RX_STATUS[5:0] contains the reception order of RX @@ -172,6 +175,8 @@ void adv7511_cec_irq_process(struct adv7511 *adv7511, u= nsigned int irq1) =20 adv7511_cec_rx(adv7511, rx_buf); } + + return IRQ_HANDLED; } =20 static int adv7511_cec_adap_enable(struct cec_adapter *adap, bool enable) diff --git a/drivers/gpu/drm/bridge/adv7511/adv7511_drv.c b/drivers/gpu/drm= /bridge/adv7511/adv7511_drv.c index 66ccb61e2a66..c8d2c4a157b2 100644 --- a/drivers/gpu/drm/bridge/adv7511/adv7511_drv.c +++ b/drivers/gpu/drm/bridge/adv7511/adv7511_drv.c @@ -469,6 +469,8 @@ static int adv7511_irq_process(struct adv7511 *adv7511,= bool process_hpd) { unsigned int irq0, irq1; int ret; + int cec_status =3D IRQ_NONE; + int irq_status =3D IRQ_NONE; =20 ret =3D regmap_read(adv7511->regmap, ADV7511_REG_INT(0), &irq0); if (ret < 0) @@ -478,29 +480,31 @@ static int adv7511_irq_process(struct adv7511 *adv751= 1, bool process_hpd) if (ret < 0) return ret; =20 - /* If there is no IRQ to handle, exit indicating no IRQ data */ - if (!(irq0 & (ADV7511_INT0_HPD | ADV7511_INT0_EDID_READY)) && - !(irq1 & ADV7511_INT1_DDC_ERROR)) - return -ENODATA; - regmap_write(adv7511->regmap, ADV7511_REG_INT(0), irq0); regmap_write(adv7511->regmap, ADV7511_REG_INT(1), irq1); =20 - if (process_hpd && irq0 & ADV7511_INT0_HPD && adv7511->bridge.encoder) + if (process_hpd && irq0 & ADV7511_INT0_HPD && adv7511->bridge.encoder) { schedule_work(&adv7511->hpd_work); + irq_status =3D IRQ_HANDLED; + } =20 if (irq0 & ADV7511_INT0_EDID_READY || irq1 & ADV7511_INT1_DDC_ERROR) { adv7511->edid_read =3D true; =20 if (adv7511->i2c_main->irq) wake_up_all(&adv7511->wq); + irq_status =3D IRQ_HANDLED; } =20 #ifdef CONFIG_DRM_I2C_ADV7511_CEC - adv7511_cec_irq_process(adv7511, irq1); + cec_status =3D adv7511_cec_irq_process(adv7511, irq1); #endif =20 - return 0; + /* If there is no IRQ to handle, exit indicating no IRQ data */ + if (irq_status =3D=3D IRQ_HANDLED || cec_status =3D=3D IRQ_HANDLED) + return IRQ_HANDLED; + + return IRQ_NONE; } =20 static irqreturn_t adv7511_irq_handler(int irq, void *devid) @@ -509,7 +513,7 @@ static irqreturn_t adv7511_irq_handler(int irq, void *d= evid) int ret; =20 ret =3D adv7511_irq_process(adv7511, true); - return ret < 0 ? IRQ_NONE : IRQ_HANDLED; + return ret < 0 ? IRQ_NONE : ret; } =20 /* -----------------------------------------------------------------------= ------ --=20 2.43.0