From nobody Sun Dec 14 12:00:47 2025 Received: from mail.mainlining.org (mainlining.org [5.75.144.95]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 16ED7158218; Fri, 28 Jun 2024 14:01:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=5.75.144.95 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719583313; cv=none; b=Ene7zu4jMCe8Rvk7nKtb/5fKL94Kg+n6kG5hobHteB634MuaWIK+X9I8KWLZijdkYkaum1n4jWX5LbNsIAV9YXfOHnh0EEaTYCW9FnwUVH1JjvIs/XqI2mPEoFV07BKOFPPtRxkmPmV0OUFY7nXhLG6g/+3jm5u9mOa1ucwJroY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719583313; c=relaxed/simple; bh=9glReH50kH3lWYhG5N9i0SaKy03IEXbMJ/MzMepaFBY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=HUAoJkSBa1KakNGHhyMmFZYSENwaTBlUFMCOx1eYI/Kbc0KHJuKwHRimJTiY3Pvi+9QAPEi+f5ATNWubZPlcMP9+WiALe6DT5pR3osPtgkXCoSX6PLNpkhLUId0mWuFiuiyhY5QYBGNQ/jb7zWSVMporwnxwozQBUCDH7c6N1oI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=mainlining.org; spf=pass smtp.mailfrom=mainlining.org; dkim=pass (2048-bit key) header.d=mainlining.org header.i=@mainlining.org header.b=YOHrjqZh; arc=none smtp.client-ip=5.75.144.95 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=mainlining.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=mainlining.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=mainlining.org header.i=@mainlining.org header.b="YOHrjqZh" Received: from [192.168.1.130] (BC2492F3.dsl.pool.telekom.hu [188.36.146.243]) by mail.mainlining.org (Postfix) with ESMTPSA id 68624E4564; Fri, 28 Jun 2024 14:01:48 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=mainlining.org; s=psm; t=1719583308; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=c1hAksq24wnScKVodk3vB7mdt79GeIviQ55n0MfpoA4=; b=YOHrjqZhadZwIpGBuTQW98V3RfxTE0odhbRlJN0nXtdw4ymUuJ8DoJh2DB25GrZ0Vle9NS L+4lPM14JxwCPYoMsyv8hn66MJBaV3j8tFdVrhx3TetEWLHiaqD7yleM/pTNKqZ9SLruf2 g4bQHwSNCzKnV/Sz2fFwHEKlkqGlUdTCyUlwTaBRn71piNu2kbsUsbUUPIzNboxzk0TWGp McCP2NLAwQurcEsxTg8L2LguOsftivGX/gLPItum3iMBUY6gsknLv+AoA3V6Sv0kgZtQxv gyzP8qw4quVCw6QLqEORUOF7eGycVVRMIBm8y+85poZBTmdXDW9Q+KdQ3Ye4LA== From: =?utf-8?q?Barnab=C3=A1s_Cz=C3=A9m=C3=A1n?= Date: Fri, 28 Jun 2024 16:01:44 +0200 Subject: [PATCH v3 1/2] dt-bindings: interconnect: qcom: Add Qualcomm MSM8953 NoC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20240628-msm8953-interconnect-v3-1-a70d582182dc@mainlining.org> References: <20240628-msm8953-interconnect-v3-0-a70d582182dc@mainlining.org> In-Reply-To: <20240628-msm8953-interconnect-v3-0-a70d582182dc@mainlining.org> To: Georgi Djakov , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, =?utf-8?q?Barnab=C3=A1s_Cz=C3=A9m=C3=A1n?= , Vladimir Lypak , Krzysztof Kozlowski X-Mailer: b4 0.14.0 From: Vladimir Lypak Add the device-tree bindings for interconnect providers used on MSM8953 platform. Signed-off-by: Vladimir Lypak Reviewed-by: Krzysztof Kozlowski Signed-off-by: Barnab=C3=A1s Cz=C3=A9m=C3=A1n --- .../bindings/interconnect/qcom,msm8953.yaml | 101 +++++++++++++++++= ++++ include/dt-bindings/interconnect/qcom,msm8953.h | 93 +++++++++++++++++= ++ 2 files changed, 194 insertions(+) diff --git a/Documentation/devicetree/bindings/interconnect/qcom,msm8953.ya= ml b/Documentation/devicetree/bindings/interconnect/qcom,msm8953.yaml new file mode 100644 index 000000000000..732e9fa001a4 --- /dev/null +++ b/Documentation/devicetree/bindings/interconnect/qcom,msm8953.yaml @@ -0,0 +1,101 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/interconnect/qcom,msm8953.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm MSM8953 Network-On-Chip interconnect + +maintainers: + - Barnabas Czeman + +description: | + The Qualcomm MSM8953 interconnect providers support adjusting the + bandwidth requirements between the various NoC fabrics. + + See also: + - dt-bindings/interconnect/qcom,msm8953.h + +properties: + compatible: + enum: + - qcom,msm8953-bimc + - qcom,msm8953-pcnoc + - qcom,msm8953-snoc + + reg: + maxItems: 1 + + clocks: + maxItems: 1 + + clock-names: + maxItems: 1 + + '#interconnect-cells': + const: 2 + +patternProperties: + '^interconnect-[a-z0-9\-]+$': + type: object + $ref: qcom,rpm-common.yaml# + unevaluatedProperties: false + description: + The interconnect providers do not have a separate QoS register space, + but share parent's space. + + properties: + compatible: + const: qcom,msm8953-snoc-mm + + required: + - compatible + - '#interconnect-cells' + +required: + - compatible + - reg + - '#interconnect-cells' + +allOf: + - $ref: qcom,rpm-common.yaml# + - if: + properties: + compatible: + const: qcom,msm8953-pcnoc + + then: + properties: + clocks: + items: + - description: PCNOC USB3 AXI Clock. + + clock-names: + const: pcnoc_usb3_axi + + required: + - clocks + - clock-names + else: + properties: + clocks: false + clock-names: false + +additionalProperties: false + +examples: + - | + #include + + snoc: interconnect@580000 { + compatible =3D "qcom,msm8953-snoc"; + reg =3D <0x580000 0x16080>; + + #interconnect-cells =3D <2>; + + snoc_mm: interconnect-snoc { + compatible =3D "qcom,msm8953-snoc-mm"; + + #interconnect-cells =3D <2>; + }; + }; diff --git a/include/dt-bindings/interconnect/qcom,msm8953.h b/include/dt-b= indings/interconnect/qcom,msm8953.h new file mode 100644 index 000000000000..12564c434af7 --- /dev/null +++ b/include/dt-bindings/interconnect/qcom,msm8953.h @@ -0,0 +1,93 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Qualcomm MSM8953 interconnect IDs + */ + +#ifndef __DT_BINDINGS_INTERCONNECT_QCOM_MSM8953_H +#define __DT_BINDINGS_INTERCONNECT_QCOM_MSM8953_H + +/* BIMC fabric */ +#define MAS_APPS_PROC 0 +#define MAS_OXILI 1 +#define MAS_SNOC_BIMC_0 2 +#define MAS_SNOC_BIMC_2 3 +#define MAS_SNOC_BIMC_1 4 +#define MAS_TCU_0 5 +#define SLV_EBI 6 +#define SLV_BIMC_SNOC 7 + +/* PCNOC fabric */ +#define MAS_SPDM 0 +#define MAS_BLSP_1 1 +#define MAS_BLSP_2 2 +#define MAS_USB3 3 +#define MAS_CRYPTO 4 +#define MAS_SDCC_1 5 +#define MAS_SDCC_2 6 +#define MAS_SNOC_PCNOC 7 +#define PCNOC_M_0 8 +#define PCNOC_M_1 9 +#define PCNOC_INT_1 10 +#define PCNOC_INT_2 11 +#define PCNOC_S_0 12 +#define PCNOC_S_1 13 +#define PCNOC_S_2 14 +#define PCNOC_S_3 15 +#define PCNOC_S_4 16 +#define PCNOC_S_6 17 +#define PCNOC_S_7 18 +#define PCNOC_S_8 19 +#define PCNOC_S_9 20 +#define SLV_SPDM 21 +#define SLV_PDM 22 +#define SLV_TCSR 23 +#define SLV_SNOC_CFG 24 +#define SLV_TLMM 25 +#define SLV_MESSAGE_RAM 26 +#define SLV_BLSP_1 27 +#define SLV_BLSP_2 28 +#define SLV_PRNG 29 +#define SLV_CAMERA_SS_CFG 30 +#define SLV_DISP_SS_CFG 31 +#define SLV_VENUS_CFG 32 +#define SLV_GPU_CFG 33 +#define SLV_SDCC_1 34 +#define SLV_SDCC_2 35 +#define SLV_CRYPTO_0_CFG 36 +#define SLV_PMIC_ARB 37 +#define SLV_USB3 38 +#define SLV_IPA_CFG 39 +#define SLV_TCU 40 +#define SLV_PCNOC_SNOC 41 + +/* SNOC fabric */ +#define MAS_QDSS_BAM 0 +#define MAS_BIMC_SNOC 1 +#define MAS_PCNOC_SNOC 2 +#define MAS_IPA 3 +#define MAS_QDSS_ETR 4 +#define QDSS_INT 5 +#define SNOC_INT_0 6 +#define SNOC_INT_1 7 +#define SNOC_INT_2 8 +#define SLV_KPSS_AHB 9 +#define SLV_WCSS 10 +#define SLV_SNOC_BIMC_1 11 +#define SLV_IMEM 12 +#define SLV_SNOC_PCNOC 13 +#define SLV_QDSS_STM 14 +#define SLV_CATS_1 15 +#define SLV_LPASS 16 + +/* SNOC-MM fabric */ +#define MAS_JPEG 0 +#define MAS_MDP 1 +#define MAS_VENUS 2 +#define MAS_VFE0 3 +#define MAS_VFE1 4 +#define MAS_CPP 5 +#define SLV_SNOC_BIMC_0 6 +#define SLV_SNOC_BIMC_2 7 +#define SLV_CATS_0 8 + +#endif /* __DT_BINDINGS_INTERCONNECT_QCOM_MSM8953_H */ --=20 2.45.2 From nobody Sun Dec 14 12:00:47 2025 Received: from mail.mainlining.org (mainlining.org [5.75.144.95]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 931E419B5A2; Fri, 28 Jun 2024 14:01:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=5.75.144.95 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719583314; cv=none; b=FAHGqeMleN6wEj+vkL0xNIchGx7EJPthF/Wp9lrQWACBWziAmCWf3IFBqTLnDW9vv4+lIcFEfpdYJPbfcBL65NFrqwo04ht0g917mqf9e8xBo2MSYuYXn1SG/S4b0pMEvv20c+cVj7HDlXeafa9GvXxRSQbWeZFJP3j+WT7zX3M= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719583314; c=relaxed/simple; bh=cP7qt0RTGaGZY1+4uqICd45ofn6SNOp6zlNjcm6SJ1o=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=QzpLUgTtrZjNoHevohedxRaIwNp8oJL3cfdNOklP8LcBbTdrelOq+919PqJpwxSMDfWbmLbNdtiimPZwt5X0ROWyH92gU8gZNlC3p7XbTMV7ZZdg1veeSLF+kTuPHQqfh225NoPzEgunIpLxSeMsiZ7HhD/cmIII6Qwj06Bkkdg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=mainlining.org; spf=pass smtp.mailfrom=mainlining.org; dkim=pass (2048-bit key) header.d=mainlining.org header.i=@mainlining.org header.b=fFkZ+JOr; arc=none smtp.client-ip=5.75.144.95 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=mainlining.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=mainlining.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=mainlining.org header.i=@mainlining.org header.b="fFkZ+JOr" Received: from [192.168.1.130] (BC2492F3.dsl.pool.telekom.hu [188.36.146.243]) by mail.mainlining.org (Postfix) with ESMTPSA id 545ADE456F; Fri, 28 Jun 2024 14:01:49 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=mainlining.org; s=psm; t=1719583309; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=8/jUAeH4sDbhlRHOvnB6YSKmEpWXzM7TF397VPLAuhw=; b=fFkZ+JOrcC35Jc1Fr5+LFP9qUn3Ogtp2i7UD4Xk7ahA9scEhypfojL8P6ndMyz+Hq4Mift bfuTdSZy2dhS0Ea5H6iKATnSbPoHC+83WT/Ah6S4jOjdD5Bh09DNatP6i+Uo6F+36ShBG8 6dzV7nlmeahwXs2OIqvxGDj5ZeWOu5PmX9qtK4+rXv0QXn56Pivd3n+1soOr6VhW3KEgf1 lY+Q9F1DI0WBWIfPmqBzu9o3XzMFwl/5zTJTWYMZpD7r0dulrFzJLB+E+Ncu2Up5nPhkAV v+BDuO0AdCaYfv2zvQCIWKbGiwHDd0fJpjZRUnvMiWwQGqPMXdKGEXQO/eJNCw== From: =?utf-8?q?Barnab=C3=A1s_Cz=C3=A9m=C3=A1n?= Date: Fri, 28 Jun 2024 16:01:45 +0200 Subject: [PATCH v3 2/2] interconnect: qcom: Add MSM8953 driver Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20240628-msm8953-interconnect-v3-2-a70d582182dc@mainlining.org> References: <20240628-msm8953-interconnect-v3-0-a70d582182dc@mainlining.org> In-Reply-To: <20240628-msm8953-interconnect-v3-0-a70d582182dc@mainlining.org> To: Georgi Djakov , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, =?utf-8?q?Barnab=C3=A1s_Cz=C3=A9m=C3=A1n?= , Vladimir Lypak , Krzysztof Kozlowski X-Mailer: b4 0.14.0 From: Vladimir Lypak Add driver for interconnect busses found in MSM8953 based platforms. The topology consists of four NoCs that are partially controlled by a RPM processor. Note that one of NoCs (System NoC) has a counterpart (System NoC MM) that is modelled as child device to avoid resource conflicts, since it uses same MMIO space for configuration. Signed-off-by: Vladimir Lypak Reviewed-by: Krzysztof Kozlowski Signed-off-by: Barnab=C3=A1s Cz=C3=A9m=C3=A1n --- drivers/interconnect/qcom/Kconfig | 9 + drivers/interconnect/qcom/Makefile | 2 + drivers/interconnect/qcom/msm8953.c | 1321 +++++++++++++++++++++++++++++++= ++++ 3 files changed, 1332 insertions(+) diff --git a/drivers/interconnect/qcom/Kconfig b/drivers/interconnect/qcom/= Kconfig index 1446a839184e..9b84cd8becef 100644 --- a/drivers/interconnect/qcom/Kconfig +++ b/drivers/interconnect/qcom/Kconfig @@ -35,6 +35,15 @@ config INTERCONNECT_QCOM_MSM8939 This is a driver for the Qualcomm Network-on-Chip on msm8939-based platforms. =20 +config INTERCONNECT_QCOM_MSM8953 + tristate "Qualcomm MSM8953 interconnect driver" + depends on INTERCONNECT_QCOM + depends on QCOM_SMD_RPM + select INTERCONNECT_QCOM_SMD_RPM + help + This is a driver for the Qualcomm Network-on-Chip on msm8953-based + platforms. + config INTERCONNECT_QCOM_MSM8974 tristate "Qualcomm MSM8974 interconnect driver" depends on INTERCONNECT_QCOM diff --git a/drivers/interconnect/qcom/Makefile b/drivers/interconnect/qcom= /Makefile index 2ea3113d0a4d..7a7b6a71876f 100644 --- a/drivers/interconnect/qcom/Makefile +++ b/drivers/interconnect/qcom/Makefile @@ -7,6 +7,7 @@ icc-bcm-voter-objs :=3D bcm-voter.o qnoc-msm8909-objs :=3D msm8909.o qnoc-msm8916-objs :=3D msm8916.o qnoc-msm8939-objs :=3D msm8939.o +qnoc-msm8953-objs :=3D msm8953.o qnoc-msm8974-objs :=3D msm8974.o qnoc-msm8996-objs :=3D msm8996.o icc-osm-l3-objs :=3D osm-l3.o @@ -41,6 +42,7 @@ obj-$(CONFIG_INTERCONNECT_QCOM_BCM_VOTER) +=3D icc-bcm-vo= ter.o obj-$(CONFIG_INTERCONNECT_QCOM_MSM8909) +=3D qnoc-msm8909.o obj-$(CONFIG_INTERCONNECT_QCOM_MSM8916) +=3D qnoc-msm8916.o obj-$(CONFIG_INTERCONNECT_QCOM_MSM8939) +=3D qnoc-msm8939.o +obj-$(CONFIG_INTERCONNECT_QCOM_MSM8953) +=3D qnoc-msm8953.o obj-$(CONFIG_INTERCONNECT_QCOM_MSM8974) +=3D qnoc-msm8974.o obj-$(CONFIG_INTERCONNECT_QCOM_MSM8996) +=3D qnoc-msm8996.o obj-$(CONFIG_INTERCONNECT_QCOM_OSM_L3) +=3D icc-osm-l3.o diff --git a/drivers/interconnect/qcom/msm8953.c b/drivers/interconnect/qco= m/msm8953.c new file mode 100644 index 000000000000..9e8867c07692 --- /dev/null +++ b/drivers/interconnect/qcom/msm8953.c @@ -0,0 +1,1321 @@ +// SPDX-License-Identifier: GPL-2.0 + +#include +#include +#include +#include +#include +#include +#include + +#include + +#include "icc-rpm.h" + +enum { + MSM8953_MASTER_AMPSS_M0 =3D 1, + MSM8953_MASTER_GRAPHICS_3D, + MSM8953_SNOC_BIMC_0_MAS, + MSM8953_SNOC_BIMC_2_MAS, + MSM8953_SNOC_BIMC_1_MAS, + MSM8953_MASTER_TCU_0, + MSM8953_SLAVE_EBI_CH0, + MSM8953_BIMC_SNOC_SLV, + MSM8953_MASTER_SPDM, + MSM8953_MASTER_BLSP_1, + MSM8953_MASTER_BLSP_2, + MSM8953_MASTER_USB3, + MSM8953_MASTER_CRYPTO_CORE0, + MSM8953_MASTER_SDCC_1, + MSM8953_MASTER_SDCC_2, + MSM8953_SNOC_PNOC_MAS, + MSM8953_PNOC_M_0, + MSM8953_PNOC_M_1, + MSM8953_PNOC_INT_1, + MSM8953_PNOC_INT_2, + MSM8953_PNOC_SLV_0, + MSM8953_PNOC_SLV_1, + MSM8953_PNOC_SLV_2, + MSM8953_PNOC_SLV_3, + MSM8953_PNOC_SLV_4, + MSM8953_PNOC_SLV_6, + MSM8953_PNOC_SLV_7, + MSM8953_PNOC_SLV_8, + MSM8953_PNOC_SLV_9, + MSM8953_SLAVE_SPDM_WRAPPER, + MSM8953_SLAVE_PDM, + MSM8953_SLAVE_TCSR, + MSM8953_SLAVE_SNOC_CFG, + MSM8953_SLAVE_TLMM, + MSM8953_SLAVE_MESSAGE_RAM, + MSM8953_SLAVE_BLSP_1, + MSM8953_SLAVE_BLSP_2, + MSM8953_SLAVE_PRNG, + MSM8953_SLAVE_CAMERA_CFG, + MSM8953_SLAVE_DISPLAY_CFG, + MSM8953_SLAVE_VENUS_CFG, + MSM8953_SLAVE_GRAPHICS_3D_CFG, + MSM8953_SLAVE_SDCC_1, + MSM8953_SLAVE_SDCC_2, + MSM8953_SLAVE_CRYPTO_0_CFG, + MSM8953_SLAVE_PMIC_ARB, + MSM8953_SLAVE_USB3, + MSM8953_SLAVE_IPA_CFG, + MSM8953_SLAVE_TCU, + MSM8953_PNOC_SNOC_SLV, + MSM8953_MASTER_QDSS_BAM, + MSM8953_BIMC_SNOC_MAS, + MSM8953_PNOC_SNOC_MAS, + MSM8953_MASTER_IPA, + MSM8953_MASTER_QDSS_ETR, + MSM8953_SNOC_QDSS_INT, + MSM8953_SNOC_INT_0, + MSM8953_SNOC_INT_1, + MSM8953_SNOC_INT_2, + MSM8953_SLAVE_APPSS, + MSM8953_SLAVE_WCSS, + MSM8953_SNOC_BIMC_1_SLV, + MSM8953_SLAVE_OCIMEM, + MSM8953_SNOC_PNOC_SLV, + MSM8953_SLAVE_QDSS_STM, + MSM8953_SLAVE_OCMEM_64, + MSM8953_SLAVE_LPASS, + MSM8953_MASTER_JPEG, + MSM8953_MASTER_MDP_PORT0, + MSM8953_MASTER_VIDEO_P0, + MSM8953_MASTER_VFE, + MSM8953_MASTER_VFE1, + MSM8953_MASTER_CPP, + MSM8953_SNOC_BIMC_0_SLV, + MSM8953_SNOC_BIMC_2_SLV, + MSM8953_SLAVE_CATS_128, +}; + +static const u16 mas_apps_proc_links[] =3D { + MSM8953_SLAVE_EBI_CH0, + MSM8953_BIMC_SNOC_SLV +}; + +static struct qcom_icc_node mas_apps_proc =3D { + .name =3D "mas_apps_proc", + .id =3D MSM8953_MASTER_AMPSS_M0, + .buswidth =3D 8, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_FIXED, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D 0, + .num_links =3D ARRAY_SIZE(mas_apps_proc_links), + .links =3D mas_apps_proc_links, +}; + +static const u16 mas_oxili_links[] =3D { + MSM8953_SLAVE_EBI_CH0, + MSM8953_BIMC_SNOC_SLV +}; + +static struct qcom_icc_node mas_oxili =3D { + .name =3D "mas_oxili", + .id =3D MSM8953_MASTER_GRAPHICS_3D, + .buswidth =3D 8, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_FIXED, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D 2, + .num_links =3D ARRAY_SIZE(mas_oxili_links), + .links =3D mas_oxili_links, +}; + +static const u16 mas_snoc_bimc_0_links[] =3D { + MSM8953_SLAVE_EBI_CH0, + MSM8953_BIMC_SNOC_SLV +}; + +static struct qcom_icc_node mas_snoc_bimc_0 =3D { + .name =3D "mas_snoc_bimc_0", + .id =3D MSM8953_SNOC_BIMC_0_MAS, + .buswidth =3D 8, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_BYPASS, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D 3, + .num_links =3D ARRAY_SIZE(mas_snoc_bimc_0_links), + .links =3D mas_snoc_bimc_0_links, +}; + +static const u16 mas_snoc_bimc_2_links[] =3D { + MSM8953_SLAVE_EBI_CH0, + MSM8953_BIMC_SNOC_SLV +}; + +static struct qcom_icc_node mas_snoc_bimc_2 =3D { + .name =3D "mas_snoc_bimc_2", + .id =3D MSM8953_SNOC_BIMC_2_MAS, + .buswidth =3D 8, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_BYPASS, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D 4, + .num_links =3D ARRAY_SIZE(mas_snoc_bimc_2_links), + .links =3D mas_snoc_bimc_2_links, +}; + +static const u16 mas_snoc_bimc_1_links[] =3D { + MSM8953_SLAVE_EBI_CH0 +}; + +static struct qcom_icc_node mas_snoc_bimc_1 =3D { + .name =3D "mas_snoc_bimc_1", + .id =3D MSM8953_SNOC_BIMC_1_MAS, + .buswidth =3D 8, + .mas_rpm_id =3D 76, + .slv_rpm_id =3D -1, + .num_links =3D ARRAY_SIZE(mas_snoc_bimc_1_links), + .links =3D mas_snoc_bimc_1_links, +}; + +static const u16 mas_tcu_0_links[] =3D { + MSM8953_SLAVE_EBI_CH0, + MSM8953_BIMC_SNOC_SLV +}; + +static struct qcom_icc_node mas_tcu_0 =3D { + .name =3D "mas_tcu_0", + .id =3D MSM8953_MASTER_TCU_0, + .buswidth =3D 8, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_FIXED, + .qos.prio_level =3D 2, + .qos.areq_prio =3D 2, + .qos.qos_port =3D 6, + .num_links =3D ARRAY_SIZE(mas_tcu_0_links), + .links =3D mas_tcu_0_links, +}; + +static struct qcom_icc_node slv_ebi =3D { + .name =3D "slv_ebi", + .id =3D MSM8953_SLAVE_EBI_CH0, + .buswidth =3D 8, + .mas_rpm_id =3D -1, + .slv_rpm_id =3D 0, +}; + +static const u16 slv_bimc_snoc_links[] =3D { + MSM8953_BIMC_SNOC_MAS +}; + +static struct qcom_icc_node slv_bimc_snoc =3D { + .name =3D "slv_bimc_snoc", + .id =3D MSM8953_BIMC_SNOC_SLV, + .buswidth =3D 8, + .mas_rpm_id =3D -1, + .slv_rpm_id =3D 2, + .num_links =3D ARRAY_SIZE(slv_bimc_snoc_links), + .links =3D slv_bimc_snoc_links, +}; + +static const u16 mas_spdm_links[] =3D { + MSM8953_PNOC_M_0 +}; + +static struct qcom_icc_node mas_spdm =3D { + .name =3D "mas_spdm", + .id =3D MSM8953_MASTER_SPDM, + .buswidth =3D 4, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_INVALID, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D -1, + .num_links =3D ARRAY_SIZE(mas_spdm_links), + .links =3D mas_spdm_links, +}; + +static const u16 mas_blsp_1_links[] =3D { + MSM8953_PNOC_M_1 +}; + +static struct qcom_icc_node mas_blsp_1 =3D { + .name =3D "mas_blsp_1", + .id =3D MSM8953_MASTER_BLSP_1, + .buswidth =3D 4, + .mas_rpm_id =3D 41, + .slv_rpm_id =3D -1, + .num_links =3D ARRAY_SIZE(mas_blsp_1_links), + .links =3D mas_blsp_1_links, +}; + +static const u16 mas_blsp_2_links[] =3D { + MSM8953_PNOC_M_1 +}; + +static struct qcom_icc_node mas_blsp_2 =3D { + .name =3D "mas_blsp_2", + .id =3D MSM8953_MASTER_BLSP_2, + .buswidth =3D 4, + .mas_rpm_id =3D 39, + .slv_rpm_id =3D -1, + .num_links =3D ARRAY_SIZE(mas_blsp_2_links), + .links =3D mas_blsp_2_links, +}; + +static const u16 mas_usb3_links[] =3D { + MSM8953_PNOC_INT_1 +}; + +static struct qcom_icc_node mas_usb3 =3D { + .name =3D "mas_usb3", + .id =3D MSM8953_MASTER_USB3, + .buswidth =3D 8, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_FIXED, + .qos.prio_level =3D 1, + .qos.areq_prio =3D 1, + .qos.qos_port =3D 11, + .num_links =3D ARRAY_SIZE(mas_usb3_links), + .links =3D mas_usb3_links, +}; + +static const u16 mas_crypto_links[] =3D { + MSM8953_PNOC_INT_1 +}; + +static struct qcom_icc_node mas_crypto =3D { + .name =3D "mas_crypto", + .id =3D MSM8953_MASTER_CRYPTO_CORE0, + .buswidth =3D 8, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_FIXED, + .qos.prio_level =3D 1, + .qos.areq_prio =3D 1, + .qos.qos_port =3D 0, + .num_links =3D ARRAY_SIZE(mas_crypto_links), + .links =3D mas_crypto_links, +}; + +static const u16 mas_sdcc_1_links[] =3D { + MSM8953_PNOC_INT_1 +}; + +static struct qcom_icc_node mas_sdcc_1 =3D { + .name =3D "mas_sdcc_1", + .id =3D MSM8953_MASTER_SDCC_1, + .buswidth =3D 8, + .mas_rpm_id =3D 33, + .slv_rpm_id =3D -1, + .num_links =3D ARRAY_SIZE(mas_sdcc_1_links), + .links =3D mas_sdcc_1_links, +}; + +static const u16 mas_sdcc_2_links[] =3D { + MSM8953_PNOC_INT_1 +}; + +static struct qcom_icc_node mas_sdcc_2 =3D { + .name =3D "mas_sdcc_2", + .id =3D MSM8953_MASTER_SDCC_2, + .buswidth =3D 8, + .mas_rpm_id =3D 35, + .slv_rpm_id =3D -1, + .num_links =3D ARRAY_SIZE(mas_sdcc_2_links), + .links =3D mas_sdcc_2_links, +}; + +static const u16 mas_snoc_pcnoc_links[] =3D { + MSM8953_PNOC_INT_2 +}; + +static struct qcom_icc_node mas_snoc_pcnoc =3D { + .name =3D "mas_snoc_pcnoc", + .id =3D MSM8953_SNOC_PNOC_MAS, + .buswidth =3D 8, + .mas_rpm_id =3D 77, + .slv_rpm_id =3D -1, + .num_links =3D ARRAY_SIZE(mas_snoc_pcnoc_links), + .links =3D mas_snoc_pcnoc_links, +}; + +static const u16 pcnoc_m_0_links[] =3D { + MSM8953_PNOC_INT_1 +}; + +static struct qcom_icc_node pcnoc_m_0 =3D { + .name =3D "pcnoc_m_0", + .id =3D MSM8953_PNOC_M_0, + .buswidth =3D 4, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_FIXED, + .qos.prio_level =3D 1, + .qos.areq_prio =3D 1, + .qos.qos_port =3D 5, + .num_links =3D ARRAY_SIZE(pcnoc_m_0_links), + .links =3D pcnoc_m_0_links, +}; + +static const u16 pcnoc_m_1_links[] =3D { + MSM8953_PNOC_INT_1 +}; + +static struct qcom_icc_node pcnoc_m_1 =3D { + .name =3D "pcnoc_m_1", + .id =3D MSM8953_PNOC_M_1, + .buswidth =3D 4, + .mas_rpm_id =3D 88, + .slv_rpm_id =3D 117, + .num_links =3D ARRAY_SIZE(pcnoc_m_1_links), + .links =3D pcnoc_m_1_links, +}; + +static const u16 pcnoc_int_1_links[] =3D { + MSM8953_PNOC_INT_2, + MSM8953_PNOC_SNOC_SLV +}; + +static struct qcom_icc_node pcnoc_int_1 =3D { + .name =3D "pcnoc_int_1", + .id =3D MSM8953_PNOC_INT_1, + .buswidth =3D 8, + .mas_rpm_id =3D 86, + .slv_rpm_id =3D 115, + .num_links =3D ARRAY_SIZE(pcnoc_int_1_links), + .links =3D pcnoc_int_1_links, +}; + +static const u16 pcnoc_int_2_links[] =3D { + MSM8953_PNOC_SLV_1, + MSM8953_PNOC_SLV_2, + MSM8953_PNOC_SLV_0, + MSM8953_PNOC_SLV_4, + MSM8953_PNOC_SLV_6, + MSM8953_PNOC_SLV_7, + MSM8953_PNOC_SLV_8, + MSM8953_PNOC_SLV_9, + MSM8953_SLAVE_TCU, + MSM8953_SLAVE_GRAPHICS_3D_CFG, + MSM8953_PNOC_SLV_3 +}; + +static struct qcom_icc_node pcnoc_int_2 =3D { + .name =3D "pcnoc_int_2", + .id =3D MSM8953_PNOC_INT_2, + .buswidth =3D 8, + .mas_rpm_id =3D 124, + .slv_rpm_id =3D 184, + .num_links =3D ARRAY_SIZE(pcnoc_int_2_links), + .links =3D pcnoc_int_2_links, +}; + +static const u16 pcnoc_s_0_links[] =3D { + MSM8953_SLAVE_PDM, + MSM8953_SLAVE_SPDM_WRAPPER +}; + +static struct qcom_icc_node pcnoc_s_0 =3D { + .name =3D "pcnoc_s_0", + .id =3D MSM8953_PNOC_SLV_0, + .buswidth =3D 4, + .mas_rpm_id =3D 89, + .slv_rpm_id =3D 118, + .num_links =3D ARRAY_SIZE(pcnoc_s_0_links), + .links =3D pcnoc_s_0_links, +}; + +static const u16 pcnoc_s_1_links[] =3D { + MSM8953_SLAVE_TCSR +}; + +static struct qcom_icc_node pcnoc_s_1 =3D { + .name =3D "pcnoc_s_1", + .id =3D MSM8953_PNOC_SLV_1, + .buswidth =3D 4, + .mas_rpm_id =3D 90, + .slv_rpm_id =3D 119, + .num_links =3D ARRAY_SIZE(pcnoc_s_1_links), + .links =3D pcnoc_s_1_links, +}; + +static const u16 pcnoc_s_2_links[] =3D { + MSM8953_SLAVE_SNOC_CFG +}; + +static struct qcom_icc_node pcnoc_s_2 =3D { + .name =3D "pcnoc_s_2", + .id =3D MSM8953_PNOC_SLV_2, + .buswidth =3D 4, + .mas_rpm_id =3D 91, + .slv_rpm_id =3D 120, + .num_links =3D ARRAY_SIZE(pcnoc_s_2_links), + .links =3D pcnoc_s_2_links, +}; + +static const u16 pcnoc_s_3_links[] =3D { + MSM8953_SLAVE_TLMM, + MSM8953_SLAVE_PRNG, + MSM8953_SLAVE_BLSP_1, + MSM8953_SLAVE_BLSP_2, + MSM8953_SLAVE_MESSAGE_RAM +}; + +static struct qcom_icc_node pcnoc_s_3 =3D { + .name =3D "pcnoc_s_3", + .id =3D MSM8953_PNOC_SLV_3, + .buswidth =3D 4, + .mas_rpm_id =3D 92, + .slv_rpm_id =3D 121, + .num_links =3D ARRAY_SIZE(pcnoc_s_3_links), + .links =3D pcnoc_s_3_links, +}; + +static const u16 pcnoc_s_4_links[] =3D { + MSM8953_SLAVE_CAMERA_CFG, + MSM8953_SLAVE_DISPLAY_CFG, + MSM8953_SLAVE_VENUS_CFG +}; + +static struct qcom_icc_node pcnoc_s_4 =3D { + .name =3D "pcnoc_s_4", + .id =3D MSM8953_PNOC_SLV_4, + .buswidth =3D 4, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_INVALID, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D -1, + .num_links =3D ARRAY_SIZE(pcnoc_s_4_links), + .links =3D pcnoc_s_4_links, +}; + +static const u16 pcnoc_s_6_links[] =3D { + MSM8953_SLAVE_CRYPTO_0_CFG, + MSM8953_SLAVE_SDCC_2, + MSM8953_SLAVE_SDCC_1 +}; + +static struct qcom_icc_node pcnoc_s_6 =3D { + .name =3D "pcnoc_s_6", + .id =3D MSM8953_PNOC_SLV_6, + .buswidth =3D 4, + .mas_rpm_id =3D 94, + .slv_rpm_id =3D 123, + .num_links =3D ARRAY_SIZE(pcnoc_s_6_links), + .links =3D pcnoc_s_6_links, +}; + +static const u16 pcnoc_s_7_links[] =3D { + MSM8953_SLAVE_PMIC_ARB +}; + +static struct qcom_icc_node pcnoc_s_7 =3D { + .name =3D "pcnoc_s_7", + .id =3D MSM8953_PNOC_SLV_7, + .buswidth =3D 4, + .mas_rpm_id =3D 95, + .slv_rpm_id =3D 124, + .num_links =3D ARRAY_SIZE(pcnoc_s_7_links), + .links =3D pcnoc_s_7_links, +}; + +static const u16 pcnoc_s_8_links[] =3D { + MSM8953_SLAVE_USB3 +}; + +static struct qcom_icc_node pcnoc_s_8 =3D { + .name =3D "pcnoc_s_8", + .id =3D MSM8953_PNOC_SLV_8, + .buswidth =3D 4, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_INVALID, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D -1, + .num_links =3D ARRAY_SIZE(pcnoc_s_8_links), + .links =3D pcnoc_s_8_links, +}; + +static const u16 pcnoc_s_9_links[] =3D { + MSM8953_SLAVE_IPA_CFG +}; + +static struct qcom_icc_node pcnoc_s_9 =3D { + .name =3D "pcnoc_s_9", + .id =3D MSM8953_PNOC_SLV_9, + .buswidth =3D 4, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_INVALID, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D -1, + .num_links =3D ARRAY_SIZE(pcnoc_s_9_links), + .links =3D pcnoc_s_9_links, +}; + +static struct qcom_icc_node slv_spdm =3D { + .name =3D "slv_spdm", + .id =3D MSM8953_SLAVE_SPDM_WRAPPER, + .buswidth =3D 4, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_INVALID, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D -1, +}; + +static struct qcom_icc_node slv_pdm =3D { + .name =3D "slv_pdm", + .id =3D MSM8953_SLAVE_PDM, + .buswidth =3D 4, + .mas_rpm_id =3D -1, + .slv_rpm_id =3D 41, +}; + +static struct qcom_icc_node slv_tcsr =3D { + .name =3D "slv_tcsr", + .id =3D MSM8953_SLAVE_TCSR, + .buswidth =3D 4, + .mas_rpm_id =3D -1, + .slv_rpm_id =3D 50, +}; + +static struct qcom_icc_node slv_snoc_cfg =3D { + .name =3D "slv_snoc_cfg", + .id =3D MSM8953_SLAVE_SNOC_CFG, + .buswidth =3D 4, + .mas_rpm_id =3D -1, + .slv_rpm_id =3D 70, +}; + +static struct qcom_icc_node slv_tlmm =3D { + .name =3D "slv_tlmm", + .id =3D MSM8953_SLAVE_TLMM, + .buswidth =3D 4, + .mas_rpm_id =3D -1, + .slv_rpm_id =3D 51, +}; + +static struct qcom_icc_node slv_message_ram =3D { + .name =3D "slv_message_ram", + .id =3D MSM8953_SLAVE_MESSAGE_RAM, + .buswidth =3D 4, + .mas_rpm_id =3D -1, + .slv_rpm_id =3D 55, +}; + +static struct qcom_icc_node slv_blsp_1 =3D { + .name =3D "slv_blsp_1", + .id =3D MSM8953_SLAVE_BLSP_1, + .buswidth =3D 4, + .mas_rpm_id =3D -1, + .slv_rpm_id =3D 39, +}; + +static struct qcom_icc_node slv_blsp_2 =3D { + .name =3D "slv_blsp_2", + .id =3D MSM8953_SLAVE_BLSP_2, + .buswidth =3D 4, + .mas_rpm_id =3D -1, + .slv_rpm_id =3D 37, +}; + +static struct qcom_icc_node slv_prng =3D { + .name =3D "slv_prng", + .id =3D MSM8953_SLAVE_PRNG, + .buswidth =3D 4, + .mas_rpm_id =3D -1, + .slv_rpm_id =3D 44, +}; + +static struct qcom_icc_node slv_camera_ss_cfg =3D { + .name =3D "slv_camera_ss_cfg", + .id =3D MSM8953_SLAVE_CAMERA_CFG, + .buswidth =3D 4, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_INVALID, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D -1, +}; + +static struct qcom_icc_node slv_disp_ss_cfg =3D { + .name =3D "slv_disp_ss_cfg", + .id =3D MSM8953_SLAVE_DISPLAY_CFG, + .buswidth =3D 4, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_INVALID, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D -1, +}; + +static struct qcom_icc_node slv_venus_cfg =3D { + .name =3D "slv_venus_cfg", + .id =3D MSM8953_SLAVE_VENUS_CFG, + .buswidth =3D 4, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_INVALID, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D -1, +}; + +static struct qcom_icc_node slv_gpu_cfg =3D { + .name =3D "slv_gpu_cfg", + .id =3D MSM8953_SLAVE_GRAPHICS_3D_CFG, + .buswidth =3D 8, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_INVALID, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D -1, +}; + +static struct qcom_icc_node slv_sdcc_1 =3D { + .name =3D "slv_sdcc_1", + .id =3D MSM8953_SLAVE_SDCC_1, + .buswidth =3D 4, + .mas_rpm_id =3D -1, + .slv_rpm_id =3D 31, +}; + +static struct qcom_icc_node slv_sdcc_2 =3D { + .name =3D "slv_sdcc_2", + .id =3D MSM8953_SLAVE_SDCC_2, + .buswidth =3D 4, + .mas_rpm_id =3D -1, + .slv_rpm_id =3D 33, +}; + +static struct qcom_icc_node slv_crypto_0_cfg =3D { + .name =3D "slv_crypto_0_cfg", + .id =3D MSM8953_SLAVE_CRYPTO_0_CFG, + .buswidth =3D 4, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_INVALID, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D -1, +}; + +static struct qcom_icc_node slv_pmic_arb =3D { + .name =3D "slv_pmic_arb", + .id =3D MSM8953_SLAVE_PMIC_ARB, + .buswidth =3D 4, + .mas_rpm_id =3D -1, + .slv_rpm_id =3D 59, +}; + +static struct qcom_icc_node slv_usb3 =3D { + .name =3D "slv_usb3", + .id =3D MSM8953_SLAVE_USB3, + .buswidth =3D 4, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_INVALID, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D -1, +}; + +static struct qcom_icc_node slv_ipa_cfg =3D { + .name =3D "slv_ipa_cfg", + .id =3D MSM8953_SLAVE_IPA_CFG, + .buswidth =3D 4, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_INVALID, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D -1, +}; + +static struct qcom_icc_node slv_tcu =3D { + .name =3D "slv_tcu", + .id =3D MSM8953_SLAVE_TCU, + .buswidth =3D 8, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_INVALID, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D -1, +}; + +static const u16 slv_pcnoc_snoc_links[] =3D { + MSM8953_PNOC_SNOC_MAS +}; + +static struct qcom_icc_node slv_pcnoc_snoc =3D { + .name =3D "slv_pcnoc_snoc", + .id =3D MSM8953_PNOC_SNOC_SLV, + .buswidth =3D 8, + .mas_rpm_id =3D -1, + .slv_rpm_id =3D 45, + .num_links =3D ARRAY_SIZE(slv_pcnoc_snoc_links), + .links =3D slv_pcnoc_snoc_links, +}; + +static const u16 mas_qdss_bam_links[] =3D { + MSM8953_SNOC_QDSS_INT +}; + +static struct qcom_icc_node mas_qdss_bam =3D { + .name =3D "mas_qdss_bam", + .id =3D MSM8953_MASTER_QDSS_BAM, + .buswidth =3D 4, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_FIXED, + .qos.prio_level =3D 1, + .qos.areq_prio =3D 1, + .qos.qos_port =3D 11, + .num_links =3D ARRAY_SIZE(mas_qdss_bam_links), + .links =3D mas_qdss_bam_links, +}; + +static const u16 mas_bimc_snoc_links[] =3D { + MSM8953_SNOC_INT_0, + MSM8953_SNOC_INT_1, + MSM8953_SNOC_INT_2 +}; + +static struct qcom_icc_node mas_bimc_snoc =3D { + .name =3D "mas_bimc_snoc", + .id =3D MSM8953_BIMC_SNOC_MAS, + .buswidth =3D 8, + .mas_rpm_id =3D 21, + .slv_rpm_id =3D -1, + .num_links =3D ARRAY_SIZE(mas_bimc_snoc_links), + .links =3D mas_bimc_snoc_links, +}; + +static const u16 mas_pcnoc_snoc_links[] =3D { + MSM8953_SNOC_INT_0, + MSM8953_SNOC_INT_1, + MSM8953_SNOC_BIMC_1_SLV +}; + +static struct qcom_icc_node mas_pcnoc_snoc =3D { + .name =3D "mas_pcnoc_snoc", + .id =3D MSM8953_PNOC_SNOC_MAS, + .buswidth =3D 8, + .mas_rpm_id =3D 29, + .slv_rpm_id =3D -1, + .num_links =3D ARRAY_SIZE(mas_pcnoc_snoc_links), + .links =3D mas_pcnoc_snoc_links, +}; + +static const u16 mas_ipa_links[] =3D { + MSM8953_SNOC_INT_0, + MSM8953_SNOC_INT_1, + MSM8953_SNOC_BIMC_1_SLV +}; + +static struct qcom_icc_node mas_ipa =3D { + .name =3D "mas_ipa", + .id =3D MSM8953_MASTER_IPA, + .buswidth =3D 8, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_FIXED, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D 14, + .num_links =3D ARRAY_SIZE(mas_ipa_links), + .links =3D mas_ipa_links, +}; + +static const u16 mas_qdss_etr_links[] =3D { + MSM8953_SNOC_QDSS_INT +}; + +static struct qcom_icc_node mas_qdss_etr =3D { + .name =3D "mas_qdss_etr", + .id =3D MSM8953_MASTER_QDSS_ETR, + .buswidth =3D 8, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_FIXED, + .qos.prio_level =3D 1, + .qos.areq_prio =3D 1, + .qos.qos_port =3D 10, + .num_links =3D ARRAY_SIZE(mas_qdss_etr_links), + .links =3D mas_qdss_etr_links, +}; + +static const u16 qdss_int_links[] =3D { + MSM8953_SNOC_INT_1, + MSM8953_SNOC_BIMC_1_SLV +}; + +static struct qcom_icc_node qdss_int =3D { + .name =3D "qdss_int", + .id =3D MSM8953_SNOC_QDSS_INT, + .buswidth =3D 8, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_INVALID, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D -1, + .num_links =3D ARRAY_SIZE(qdss_int_links), + .links =3D qdss_int_links, +}; + +static const u16 snoc_int_0_links[] =3D { + MSM8953_SLAVE_LPASS, + MSM8953_SLAVE_WCSS, + MSM8953_SLAVE_APPSS +}; + +static struct qcom_icc_node snoc_int_0 =3D { + .name =3D "snoc_int_0", + .id =3D MSM8953_SNOC_INT_0, + .buswidth =3D 8, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_INVALID, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D -1, + .num_links =3D ARRAY_SIZE(snoc_int_0_links), + .links =3D snoc_int_0_links, +}; + +static const u16 snoc_int_1_links[] =3D { + MSM8953_SLAVE_QDSS_STM, + MSM8953_SLAVE_OCIMEM, + MSM8953_SNOC_PNOC_SLV +}; + +static struct qcom_icc_node snoc_int_1 =3D { + .name =3D "snoc_int_1", + .id =3D MSM8953_SNOC_INT_1, + .buswidth =3D 8, + .mas_rpm_id =3D 100, + .slv_rpm_id =3D 131, + .num_links =3D ARRAY_SIZE(snoc_int_1_links), + .links =3D snoc_int_1_links, +}; + +static const u16 snoc_int_2_links[] =3D { + MSM8953_SLAVE_CATS_128, + MSM8953_SLAVE_OCMEM_64 +}; + +static struct qcom_icc_node snoc_int_2 =3D { + .name =3D "snoc_int_2", + .id =3D MSM8953_SNOC_INT_2, + .buswidth =3D 8, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_INVALID, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D -1, + .num_links =3D ARRAY_SIZE(snoc_int_2_links), + .links =3D snoc_int_2_links, +}; + +static struct qcom_icc_node slv_kpss_ahb =3D { + .name =3D "slv_kpss_ahb", + .id =3D MSM8953_SLAVE_APPSS, + .buswidth =3D 4, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_INVALID, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D -1, +}; + +static struct qcom_icc_node slv_wcss =3D { + .name =3D "slv_wcss", + .id =3D MSM8953_SLAVE_WCSS, + .buswidth =3D 4, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_INVALID, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D -1, +}; + +static const u16 slv_snoc_bimc_1_links[] =3D { + MSM8953_SNOC_BIMC_1_MAS +}; + +static struct qcom_icc_node slv_snoc_bimc_1 =3D { + .name =3D "slv_snoc_bimc_1", + .id =3D MSM8953_SNOC_BIMC_1_SLV, + .buswidth =3D 8, + .mas_rpm_id =3D -1, + .slv_rpm_id =3D 104, + .num_links =3D ARRAY_SIZE(slv_snoc_bimc_1_links), + .links =3D slv_snoc_bimc_1_links, +}; + +static struct qcom_icc_node slv_imem =3D { + .name =3D "slv_imem", + .id =3D MSM8953_SLAVE_OCIMEM, + .buswidth =3D 8, + .mas_rpm_id =3D -1, + .slv_rpm_id =3D 26, +}; + +static const u16 slv_snoc_pcnoc_links[] =3D { + MSM8953_SNOC_PNOC_MAS +}; + +static struct qcom_icc_node slv_snoc_pcnoc =3D { + .name =3D "slv_snoc_pcnoc", + .id =3D MSM8953_SNOC_PNOC_SLV, + .buswidth =3D 8, + .mas_rpm_id =3D -1, + .slv_rpm_id =3D 28, + .num_links =3D ARRAY_SIZE(slv_snoc_pcnoc_links), + .links =3D slv_snoc_pcnoc_links, +}; + +static struct qcom_icc_node slv_qdss_stm =3D { + .name =3D "slv_qdss_stm", + .id =3D MSM8953_SLAVE_QDSS_STM, + .buswidth =3D 4, + .mas_rpm_id =3D -1, + .slv_rpm_id =3D 30, +}; + +static struct qcom_icc_node slv_cats_1 =3D { + .name =3D "slv_cats_1", + .id =3D MSM8953_SLAVE_OCMEM_64, + .buswidth =3D 8, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_INVALID, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D -1, +}; + +static struct qcom_icc_node slv_lpass =3D { + .name =3D "slv_lpass", + .id =3D MSM8953_SLAVE_LPASS, + .buswidth =3D 4, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_INVALID, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D -1, +}; + +static const u16 mas_jpeg_links[] =3D { + MSM8953_SNOC_BIMC_2_SLV +}; + +static struct qcom_icc_node mas_jpeg =3D { + .name =3D "mas_jpeg", + .id =3D MSM8953_MASTER_JPEG, + .buswidth =3D 16, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_BYPASS, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D 6, + .num_links =3D ARRAY_SIZE(mas_jpeg_links), + .links =3D mas_jpeg_links, +}; + +static const u16 mas_mdp_links[] =3D { + MSM8953_SNOC_BIMC_0_SLV +}; + +static struct qcom_icc_node mas_mdp =3D { + .name =3D "mas_mdp", + .id =3D MSM8953_MASTER_MDP_PORT0, + .buswidth =3D 16, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_BYPASS, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D 7, + .num_links =3D ARRAY_SIZE(mas_mdp_links), + .links =3D mas_mdp_links, +}; + +static const u16 mas_venus_links[] =3D { + MSM8953_SNOC_BIMC_2_SLV +}; + +static struct qcom_icc_node mas_venus =3D { + .name =3D "mas_venus", + .id =3D MSM8953_MASTER_VIDEO_P0, + .buswidth =3D 16, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_BYPASS, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D 8, + .num_links =3D ARRAY_SIZE(mas_venus_links), + .links =3D mas_venus_links, +}; + +static const u16 mas_vfe0_links[] =3D { + MSM8953_SNOC_BIMC_0_SLV +}; + +static struct qcom_icc_node mas_vfe0 =3D { + .name =3D "mas_vfe0", + .id =3D MSM8953_MASTER_VFE, + .buswidth =3D 16, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_BYPASS, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D 9, + .num_links =3D ARRAY_SIZE(mas_vfe0_links), + .links =3D mas_vfe0_links, +}; + +static const u16 mas_vfe1_links[] =3D { + MSM8953_SNOC_BIMC_0_SLV +}; + +static struct qcom_icc_node mas_vfe1 =3D { + .name =3D "mas_vfe1", + .id =3D MSM8953_MASTER_VFE1, + .buswidth =3D 16, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_BYPASS, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D 13, + .num_links =3D ARRAY_SIZE(mas_vfe1_links), + .links =3D mas_vfe1_links, +}; + +static const u16 mas_cpp_links[] =3D { + MSM8953_SNOC_BIMC_2_SLV +}; + +static struct qcom_icc_node mas_cpp =3D { + .name =3D "mas_cpp", + .id =3D MSM8953_MASTER_CPP, + .buswidth =3D 16, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_BYPASS, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D 12, + .num_links =3D ARRAY_SIZE(mas_cpp_links), + .links =3D mas_cpp_links, +}; + +static const u16 slv_snoc_bimc_0_links[] =3D { + MSM8953_SNOC_BIMC_0_MAS +}; + +static struct qcom_icc_node slv_snoc_bimc_0 =3D { + .name =3D "slv_snoc_bimc_0", + .id =3D MSM8953_SNOC_BIMC_0_SLV, + .buswidth =3D 16, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_INVALID, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D -1, + .num_links =3D ARRAY_SIZE(slv_snoc_bimc_0_links), + .links =3D slv_snoc_bimc_0_links, +}; + +static const u16 slv_snoc_bimc_2_links[] =3D { + MSM8953_SNOC_BIMC_2_MAS +}; + +static struct qcom_icc_node slv_snoc_bimc_2 =3D { + .name =3D "slv_snoc_bimc_2", + .id =3D MSM8953_SNOC_BIMC_2_SLV, + .buswidth =3D 16, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_INVALID, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D -1, + .num_links =3D ARRAY_SIZE(slv_snoc_bimc_2_links), + .links =3D slv_snoc_bimc_2_links, +}; + +static struct qcom_icc_node slv_cats_0 =3D { + .name =3D "slv_cats_0", + .id =3D MSM8953_SLAVE_CATS_128, + .buswidth =3D 16, + .qos.ap_owned =3D true, + .qos.qos_mode =3D NOC_QOS_MODE_INVALID, + .qos.prio_level =3D 0, + .qos.areq_prio =3D 0, + .qos.qos_port =3D -1, +}; + +static struct qcom_icc_node * const msm8953_bimc_nodes[] =3D { + [MAS_APPS_PROC] =3D &mas_apps_proc, + [MAS_OXILI] =3D &mas_oxili, + [MAS_SNOC_BIMC_0] =3D &mas_snoc_bimc_0, + [MAS_SNOC_BIMC_2] =3D &mas_snoc_bimc_2, + [MAS_SNOC_BIMC_1] =3D &mas_snoc_bimc_1, + [MAS_TCU_0] =3D &mas_tcu_0, + [SLV_EBI] =3D &slv_ebi, + [SLV_BIMC_SNOC] =3D &slv_bimc_snoc, +}; + +static const struct regmap_config msm8953_bimc_regmap_config =3D { + .fast_io =3D true, + .max_register =3D 0x5a000, + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, +}; + +static const struct qcom_icc_desc msm8953_bimc =3D { + .type =3D QCOM_ICC_BIMC, + .bus_clk_desc =3D &bimc_clk, + .nodes =3D msm8953_bimc_nodes, + .num_nodes =3D ARRAY_SIZE(msm8953_bimc_nodes), + .qos_offset =3D 0x8000, + .regmap_cfg =3D &msm8953_bimc_regmap_config +}; + +static struct qcom_icc_node * const msm8953_pcnoc_nodes[] =3D { + [MAS_SPDM] =3D &mas_spdm, + [MAS_BLSP_1] =3D &mas_blsp_1, + [MAS_BLSP_2] =3D &mas_blsp_2, + [MAS_USB3] =3D &mas_usb3, + [MAS_CRYPTO] =3D &mas_crypto, + [MAS_SDCC_1] =3D &mas_sdcc_1, + [MAS_SDCC_2] =3D &mas_sdcc_2, + [MAS_SNOC_PCNOC] =3D &mas_snoc_pcnoc, + [PCNOC_M_0] =3D &pcnoc_m_0, + [PCNOC_M_1] =3D &pcnoc_m_1, + [PCNOC_INT_1] =3D &pcnoc_int_1, + [PCNOC_INT_2] =3D &pcnoc_int_2, + [PCNOC_S_0] =3D &pcnoc_s_0, + [PCNOC_S_1] =3D &pcnoc_s_1, + [PCNOC_S_2] =3D &pcnoc_s_2, + [PCNOC_S_3] =3D &pcnoc_s_3, + [PCNOC_S_4] =3D &pcnoc_s_4, + [PCNOC_S_6] =3D &pcnoc_s_6, + [PCNOC_S_7] =3D &pcnoc_s_7, + [PCNOC_S_8] =3D &pcnoc_s_8, + [PCNOC_S_9] =3D &pcnoc_s_9, + [SLV_SPDM] =3D &slv_spdm, + [SLV_PDM] =3D &slv_pdm, + [SLV_TCSR] =3D &slv_tcsr, + [SLV_SNOC_CFG] =3D &slv_snoc_cfg, + [SLV_TLMM] =3D &slv_tlmm, + [SLV_MESSAGE_RAM] =3D &slv_message_ram, + [SLV_BLSP_1] =3D &slv_blsp_1, + [SLV_BLSP_2] =3D &slv_blsp_2, + [SLV_PRNG] =3D &slv_prng, + [SLV_CAMERA_SS_CFG] =3D &slv_camera_ss_cfg, + [SLV_DISP_SS_CFG] =3D &slv_disp_ss_cfg, + [SLV_VENUS_CFG] =3D &slv_venus_cfg, + [SLV_GPU_CFG] =3D &slv_gpu_cfg, + [SLV_SDCC_1] =3D &slv_sdcc_1, + [SLV_SDCC_2] =3D &slv_sdcc_2, + [SLV_CRYPTO_0_CFG] =3D &slv_crypto_0_cfg, + [SLV_PMIC_ARB] =3D &slv_pmic_arb, + [SLV_USB3] =3D &slv_usb3, + [SLV_IPA_CFG] =3D &slv_ipa_cfg, + [SLV_TCU] =3D &slv_tcu, + [SLV_PCNOC_SNOC] =3D &slv_pcnoc_snoc, +}; + +static const char * const msm8953_pcnoc_intf_clocks[] =3D { + "pcnoc_usb3_axi" +}; + +static const struct regmap_config msm8953_pcnoc_regmap_config =3D { + .fast_io =3D true, + .max_register =3D 0x12080, + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, +}; + +static const struct qcom_icc_desc msm8953_pcnoc =3D { + .type =3D QCOM_ICC_NOC, + .bus_clk_desc =3D &bus_0_clk, + .intf_clocks =3D msm8953_pcnoc_intf_clocks, + .num_intf_clocks =3D ARRAY_SIZE(msm8953_pcnoc_intf_clocks), + .nodes =3D msm8953_pcnoc_nodes, + .num_nodes =3D ARRAY_SIZE(msm8953_pcnoc_nodes), + .qos_offset =3D 0x7000, + .regmap_cfg =3D &msm8953_pcnoc_regmap_config, +}; + +static struct qcom_icc_node * const msm8953_snoc_nodes[] =3D { + [MAS_QDSS_BAM] =3D &mas_qdss_bam, + [MAS_BIMC_SNOC] =3D &mas_bimc_snoc, + [MAS_PCNOC_SNOC] =3D &mas_pcnoc_snoc, + [MAS_IPA] =3D &mas_ipa, + [MAS_QDSS_ETR] =3D &mas_qdss_etr, + [QDSS_INT] =3D &qdss_int, + [SNOC_INT_0] =3D &snoc_int_0, + [SNOC_INT_1] =3D &snoc_int_1, + [SNOC_INT_2] =3D &snoc_int_2, + [SLV_KPSS_AHB] =3D &slv_kpss_ahb, + [SLV_WCSS] =3D &slv_wcss, + [SLV_SNOC_BIMC_1] =3D &slv_snoc_bimc_1, + [SLV_IMEM] =3D &slv_imem, + [SLV_SNOC_PCNOC] =3D &slv_snoc_pcnoc, + [SLV_QDSS_STM] =3D &slv_qdss_stm, + [SLV_CATS_1] =3D &slv_cats_1, + [SLV_LPASS] =3D &slv_lpass, +}; + +static const struct regmap_config msm8953_snoc_regmap_config =3D { + .fast_io =3D true, + .max_register =3D 0x16080, + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, +}; + +static const struct qcom_icc_desc msm8953_snoc =3D { + .type =3D QCOM_ICC_NOC, + .bus_clk_desc =3D &bus_1_clk, + .nodes =3D msm8953_snoc_nodes, + .num_nodes =3D ARRAY_SIZE(msm8953_snoc_nodes), + .qos_offset =3D 0x7000, + .regmap_cfg =3D &msm8953_snoc_regmap_config, +}; + +static struct qcom_icc_node * const msm8953_snoc_mm_nodes[] =3D { + [MAS_JPEG] =3D &mas_jpeg, + [MAS_MDP] =3D &mas_mdp, + [MAS_VENUS] =3D &mas_venus, + [MAS_VFE0] =3D &mas_vfe0, + [MAS_VFE1] =3D &mas_vfe1, + [MAS_CPP] =3D &mas_cpp, + [SLV_SNOC_BIMC_0] =3D &slv_snoc_bimc_0, + [SLV_SNOC_BIMC_2] =3D &slv_snoc_bimc_2, + [SLV_CATS_0] =3D &slv_cats_0, +}; + +static const struct qcom_icc_desc msm8953_snoc_mm =3D { + .type =3D QCOM_ICC_NOC, + .bus_clk_desc =3D &bus_2_clk, + .nodes =3D msm8953_snoc_mm_nodes, + .num_nodes =3D ARRAY_SIZE(msm8953_snoc_mm_nodes), + .qos_offset =3D 0x7000, + .regmap_cfg =3D &msm8953_snoc_regmap_config, +}; + +static const struct of_device_id msm8953_noc_of_match[] =3D { + { .compatible =3D "qcom,msm8953-bimc", .data =3D &msm8953_bimc }, + { .compatible =3D "qcom,msm8953-pcnoc", .data =3D &msm8953_pcnoc }, + { .compatible =3D "qcom,msm8953-snoc", .data =3D &msm8953_snoc }, + { .compatible =3D "qcom,msm8953-snoc-mm", .data =3D &msm8953_snoc_mm }, + { } +}; + +static struct platform_driver msm8953_noc_driver =3D { + .probe =3D qnoc_probe, + .remove_new =3D qnoc_remove, + .driver =3D { + .name =3D "qnoc-msm8953", + .of_match_table =3D msm8953_noc_of_match, + }, +}; + +module_platform_driver(msm8953_noc_driver); +MODULE_DEVICE_TABLE(of, msm8953_noc_of_match); +MODULE_DESCRIPTION("Qualcomm MSM8953 NoC driver"); +MODULE_LICENSE("GPL"); --=20 2.45.2