From nobody Fri Dec 19 04:51:03 2025 Received: from mail-lf1-f44.google.com (mail-lf1-f44.google.com [209.85.167.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6CDD04436B for ; Fri, 28 Jun 2024 05:20:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719552031; cv=none; b=jmQtGjdBA4t15AKa1rQRXUeo8CJVmmAyK3dvYsEGYcbEKOyJRsv9dFg0A7L9bFzNBQWr5OdDMutIy7JoC1HZPgoMn4BUqWYmrRMDzGOl8XPiCysQ/l1s6JRnp+Arc3aBRqaBuZGI0l66+sUuCVQ36qDYnIKdUQ8cbYMTHcPF7z4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719552031; c=relaxed/simple; bh=FEeU+ilaz87za6zCPoFOaXlZVVMvh4npbKUCi8WeMY8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=tJHxNPokjk7J/Soyohy4wY2TtYmz6SFYhBye15pWydVNnTcKZIoQyAa34nfBo7mbRf4aWjF5IVSHP4zfRT6AyJWOjYhzfkUxMtuxtqfRpAr57mIEQSveHYA2USJM8LLzrxOlibtEQc7OBTLAU4FN+9dVlkzJxcBVrx+OOKwGx6A= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=WP//koJZ; arc=none smtp.client-ip=209.85.167.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="WP//koJZ" Received: by mail-lf1-f44.google.com with SMTP id 2adb3069b0e04-52cdebf9f53so176660e87.2 for ; Thu, 27 Jun 2024 22:20:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1719552027; x=1720156827; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=CE116OZhrAVtMTDLnoQyRJAzaM6771HphQwBOF0FA8Y=; b=WP//koJZyAchgYrt88VAsD8Auu+edhF5AIqLLaU2a4PKvA3s9+GXL4lTOuVFAwmF9c dbJHJVppKko10srTytpdn+CB/yuToyM3BEREGHbMHi7gx1Uqlqx92Ngre/uUEcJNEdqb JlWaJvCgi2WTZ9GiQ19yGcc+vbHRJdBUqnenOhnaZK7zQcnKopl1SIkcuvEJJbCCU2ux GNMprBX1veZbgOLa/C/CAIb6VABhq+yFZh54j9zYUCmrBRqLrtvyG8+NMA8vZZI54z7Y +V38fjTc7coHKM57QQsevGH1Y0an53HLIMpR6HCj2T0ucYSjzh6xuQz8h0nuJEbu1Scy z1Vw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1719552027; x=1720156827; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=CE116OZhrAVtMTDLnoQyRJAzaM6771HphQwBOF0FA8Y=; b=c988Bly2mEo7jYWdb4GjGK2n2xlYBjmIDql7llciY/KJvPKx7brSN482QW0zZ48S11 AAc+Wf6TR4RoKaAt5ByHNS9KbS3704U94ZujzhR3+H5WCobqzo0TBAALcsXshBOK1VDm LAMp6FJCMQ+1vd1KlkNrl7fYPpZr/S1+TIGPSCIpBQKq2C362oeve9wMkXBNh7p5e6lR VPpD4beLseyxGAwdJVSUQz3+2UjL3lSd9NyXSh7GCenA/KHuMUEUfZy6kG/tIWEVckFx jR7nGbSKvn622SZz61+uXQ3C1TWx4i9hw9R1F/GAQ83EWombggeoHDHBbab9xxdXSbeY 7ZRw== X-Forwarded-Encrypted: i=1; AJvYcCWzAt1/fEYRNa4znYgvZvVIPI0kRTlELDkJ42r+7C/wWpSUODjAB8gZaRlYL2HJSp0Epyn+HZPvrBZ4qc5eVxWRAItXQoxZXulTVzma X-Gm-Message-State: AOJu0YyhbrpCscXeNulXNATdbxuDDbzX5vF7AMvOHgk4hvrCpgKdgnuq iWUcugavvUF7+MmEw1EDIX8qtMP0T8h7xBEvqpp6nUC6KlKe+TT/ggu6U3KSN6A= X-Google-Smtp-Source: AGHT+IF4eRuRBZixOvQGuZCBjBcZCcjgRAouzf5T2iMOhKSrhskvdlh7B9lkuHj35Rhv+diaJJm5Xw== X-Received: by 2002:ac2:4c84:0:b0:52e:7125:c70a with SMTP id 2adb3069b0e04-52e7125c847mr2357345e87.47.1719552027519; Thu, 27 Jun 2024 22:20:27 -0700 (PDT) Received: from umbar.lan ([192.130.178.91]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-52e7ab101c5sm167736e87.79.2024.06.27.22.20.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 27 Jun 2024 22:20:27 -0700 (PDT) From: Dmitry Baryshkov Date: Fri, 28 Jun 2024 08:20:22 +0300 Subject: [PATCH 1/2] clk: qocm: add qcom_cc_map_norequest Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20240628-gpucc-no-request-v1-1-b680c2f90817@linaro.org> References: <20240628-gpucc-no-request-v1-0-b680c2f90817@linaro.org> In-Reply-To: <20240628-gpucc-no-request-v1-0-b680c2f90817@linaro.org> To: Bjorn Andersson , Michael Turquette , Stephen Boyd Cc: Rob Clark , linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=2058; i=dmitry.baryshkov@linaro.org; h=from:subject:message-id; bh=FEeU+ilaz87za6zCPoFOaXlZVVMvh4npbKUCi8WeMY8=; b=owGbwMvMwMXYbdNlx6SpcZXxtFoSQ1qdh1RGtLDqrSahc1eU78cyaX6fMsk2Ms1cU3jH+5Mnr 3jPjJ/YyWjMwsDIxSArpsjiU9AyNWZTctiHHVPrYQaxMoFMYeDiFICJ5Exi/6en+kjt9wSPSSc/ v3DbN6/GxTHnVxK//+UQj21NK55PelrscvGXSN5NZ5aDAdZ1EZEOFx7NyMiT2Pow/6S56eZqtwu a6hfquOV5D3suq7grr1S8Z5Zm4J4Im6xIoSr9bvGmlvV8sjF2mzk/v1/sH+MinDzDnrc28kXT8g snlOR+Gy08ZCx89p59/NzM5+EMgRI+ywMbfHUbJsv+0JwhmvnbbmfFYYdKEX3HuV31jkwuzGu4Y xd0eZhouamI7JpY2G21Pqgut1OukDU7zS3njblriP2avWJJLB1ys3li1N6wP77Wz2p1Kkw18+4X l+T0d+ekTFuzY1TOXNx0v9wj3bnDZ4sO942MF1tNrwAA X-Developer-Key: i=dmitry.baryshkov@linaro.org; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A The GPU clock controllers use memory region that is a part of the GMU's memory region. Add qcom_cc_map_norequest() to be used by GPUCC, so that GPU driver can use devm_ioremap_resource for GMU resources. Signed-off-by: Dmitry Baryshkov --- drivers/clk/qcom/common.c | 20 ++++++++++++++++++++ drivers/clk/qcom/common.h | 2 ++ 2 files changed, 22 insertions(+) diff --git a/drivers/clk/qcom/common.c b/drivers/clk/qcom/common.c index c92e10c60322..dcc73bc22606 100644 --- a/drivers/clk/qcom/common.c +++ b/drivers/clk/qcom/common.c @@ -113,6 +113,26 @@ qcom_cc_map(struct platform_device *pdev, const struct= qcom_cc_desc *desc) } EXPORT_SYMBOL_GPL(qcom_cc_map); =20 +/* gpucc shares memory region with GMU, don't request the region */ +struct regmap * +qcom_cc_map_norequest(struct platform_device *pdev, const struct qcom_cc_d= esc *desc) +{ + struct device *dev =3D &pdev->dev; + struct resource *r; + void __iomem *base; + + r =3D platform_get_resource(pdev, IORESOURCE_MEM, 0); + if (!r) + return ERR_PTR(dev_err_probe(dev, -EINVAL, "resource not found\n")); + + base =3D devm_ioremap(dev, r->start, resource_size(r)); + if (IS_ERR(base)) + return ERR_CAST(base); + + return devm_regmap_init_mmio(dev, base, desc->config); +} +EXPORT_SYMBOL_GPL(qcom_cc_map_norequest); + void qcom_pll_set_fsm_mode(struct regmap *map, u32 reg, u8 bias_count, u8 lock_= count) { diff --git a/drivers/clk/qcom/common.h b/drivers/clk/qcom/common.h index d048bdeeba10..6cab7805a92c 100644 --- a/drivers/clk/qcom/common.h +++ b/drivers/clk/qcom/common.h @@ -60,6 +60,8 @@ extern int qcom_cc_register_sleep_clk(struct device *dev); =20 extern struct regmap *qcom_cc_map(struct platform_device *pdev, const struct qcom_cc_desc *desc); +extern struct regmap *qcom_cc_map_norequest(struct platform_device *pdev, + const struct qcom_cc_desc *desc); extern int qcom_cc_really_probe(struct device *dev, const struct qcom_cc_desc *desc, struct regmap *regmap); --=20 2.39.2 From nobody Fri Dec 19 04:51:03 2025 Received: from mail-lf1-f47.google.com (mail-lf1-f47.google.com [209.85.167.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 08CA544384 for ; Fri, 28 Jun 2024 05:20:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719552032; cv=none; b=gnRm9/wJYNzaWMqIzFG0ZxlWUsMYvM1NsFaByI8uaTwAWOFrr9EWe3EGfCXo7y574d59fQS8T8aXbUQiTwkvv17JzSdwKJpeKf9p1ynIsuOuKT/Xxm1KDMZLg0p9ND7URelxKiDoGzb7W/y2UYpDz1AspX6W0/9TTYMo4tg2IF8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719552032; c=relaxed/simple; bh=1bGciu1Uk/4GERHUYF3OlGIdZfgztwypx+e0LXmmIIc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=pjjlqF9HrHstbbGdSjiIwu+ET3VuPu7gv7uzesM5Kb7Hbl4gKMR5mY6FpMWs988cDeuNwH3Er1jHrmgFsTG8jSAjy1QHh18HVI6tts+p9MVNowkXit7W2PzyzMPzXcB6uRAZ8KPTzBG8e+gLCO5mgp3jKAibz7U8Hy4KcEjZn1o= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=BxTrCIyh; arc=none smtp.client-ip=209.85.167.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="BxTrCIyh" Received: by mail-lf1-f47.google.com with SMTP id 2adb3069b0e04-52cdf579dd2so189232e87.3 for ; Thu, 27 Jun 2024 22:20:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1719552028; x=1720156828; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=mlBuOCd228OEzTi+Lw7sdjUybkFAFwm+zLxjPBpTo+8=; b=BxTrCIyhsQFKWyfJQH7aCDQel/Mcj116qgFC1f0r/0YNOh+lZNwt9clnLjYsuh/hTS bA++35HH2KTksRmaS5dyyhzNhW+e+qt2UX+jSusPXZDZ061x9oJAlleL6CVcO14TQOLj RTkqHA0YD4eOWOju6XTv8FFA+mVqOhdfBCxAqEDJb6HmnZNUn/wQRkvWWP0B41bjMNn4 sI+jqOBxs77kzu6KBVNv6KEHhRWw2l332dWz2YJbdZQL/450sidn1OFFsBKCm8fF7sx4 3iRYHYuPfm0F1XonWmIoVQTvPNrPB6JHHUS+0o5gVyGkDM8hKL7Oqx78HawlrFxYFO9j KAww== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1719552028; x=1720156828; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=mlBuOCd228OEzTi+Lw7sdjUybkFAFwm+zLxjPBpTo+8=; b=Xql2GlR6CxAgzeiqCSLHsS1g0UbwWJopgxIW0jt7vryBi2x9dONlbsdfEYmIItrifm 7EVWMXu4RDnnN3gYltlCT+0/yIIO7eXkLSEkqfc0r+KQhsAqKgiA66ngOVHw6SzvXoP2 ihTffvWvEaIo6MlvR0YVGWXOIPwy0LeAI6iRlNchqtF/ZVPcEEBb3U8DqJ0y8W+j0AOO oJgEUS6i6YXhVW7lGEQGvsjo4yyMqx2sZTpxQD8BW6Z1OG8g5tYrJpB7wWN3A3Z6Js49 6hsOkUO74404Q7lZBPGRjWymrfHM3JSYppdJ68CyiXVLbSpxNZthDGzYP1YLy9MGSX28 VCFQ== X-Forwarded-Encrypted: i=1; AJvYcCXcXBVqid9IjrqlDQ4Tgho05Mo6JDxYfl0kOOUArS2tGMa6pD833HlQ3kT81+LDv4cBNC0Fc911CGO+J0u/nDgsrZdq4opy76fH6Zvu X-Gm-Message-State: AOJu0Yyb4LZDGam8FLqFa8A7wsiwvGtNm5Uvhf5lYx1VuVLHYqq9kDa2 60Ij2NHbGUDBcyVI3DDdCjov8K7LvMtZnjhHQUMDCjBTvsLioQ03Pjh91BrlhPw= X-Google-Smtp-Source: AGHT+IHdmwUv1L4uOgagl5p7XUPby7N5Y24wsABGjreWma06d+9L1p8cL+OwF8s138CWYo/vGvbJpw== X-Received: by 2002:a05:6512:480c:b0:52c:ab88:6340 with SMTP id 2adb3069b0e04-52cdf8261a9mr10051298e87.65.1719552028156; Thu, 27 Jun 2024 22:20:28 -0700 (PDT) Received: from umbar.lan ([192.130.178.91]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-52e7ab101c5sm167736e87.79.2024.06.27.22.20.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 27 Jun 2024 22:20:27 -0700 (PDT) From: Dmitry Baryshkov Date: Fri, 28 Jun 2024 08:20:23 +0300 Subject: [PATCH 2/2] clk: qcom: gpucc-*: use qcom_cc_map_norequest Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20240628-gpucc-no-request-v1-2-b680c2f90817@linaro.org> References: <20240628-gpucc-no-request-v1-0-b680c2f90817@linaro.org> In-Reply-To: <20240628-gpucc-no-request-v1-0-b680c2f90817@linaro.org> To: Bjorn Andersson , Michael Turquette , Stephen Boyd Cc: Rob Clark , linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=9724; i=dmitry.baryshkov@linaro.org; h=from:subject:message-id; bh=1bGciu1Uk/4GERHUYF3OlGIdZfgztwypx+e0LXmmIIc=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBmfkgaBW3ISFsbQGMeb/kfZiOArwWQw8Fwqkl/K RH5x/vnUG2JATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCZn5IGgAKCRCLPIo+Aiko 1QOYB/9khv9fUYZ27iWVrv3evKiaqXr+DDIJQDuZVl2gqZGyJCumcKKx7+qeB4SZzj1WbpbNWdR kwreBfaMxWMVLLMGsRobtgAnANE5kXMt2SsN7qfCGgPk0gfFnFGtgjtyxyBjsL0xLR9yxPWYnV8 Ryds0kkGOt9DGxstVs9Cg0Pr5dHqoR7IyzT2AyItMU+YocHyQU/eLniw8S1zRpLzfHBh8KhBIvq IbbfjS3HUjbVfSjorzyqE0/K+k33asbJ49MLo6zEMe96fTCz74zvyaRzAHC/gQvog2pVDeKBNq7 oV43fb2d33itTvNPjX5m/cscIrcmcb31t8K5Ubkat3wLWwB0 X-Developer-Key: i=dmitry.baryshkov@linaro.org; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A On most of the Qualcomm platforms GPU clock controller registers are located inside the GMU's register space. By using qcom_cc_map() gpucc drivers mark the region as used, prevening GMU driver from claiming the bigger region. Make affected GPU clock controller drivers use qcom_cc_map_norequest(), allowing GMU driver to use devm_ioremap_resource(). Signed-off-by: Dmitry Baryshkov --- drivers/clk/qcom/gpucc-qcm2290.c | 2 +- drivers/clk/qcom/gpucc-sa8775p.c | 2 +- drivers/clk/qcom/gpucc-sc7180.c | 2 +- drivers/clk/qcom/gpucc-sc7280.c | 2 +- drivers/clk/qcom/gpucc-sc8280xp.c | 2 +- drivers/clk/qcom/gpucc-sdm845.c | 2 +- drivers/clk/qcom/gpucc-sm6115.c | 2 +- drivers/clk/qcom/gpucc-sm6125.c | 2 +- drivers/clk/qcom/gpucc-sm6350.c | 2 +- drivers/clk/qcom/gpucc-sm6375.c | 2 +- drivers/clk/qcom/gpucc-sm8150.c | 2 +- drivers/clk/qcom/gpucc-sm8250.c | 2 +- drivers/clk/qcom/gpucc-sm8350.c | 2 +- drivers/clk/qcom/gpucc-sm8450.c | 2 +- drivers/clk/qcom/gpucc-sm8550.c | 2 +- drivers/clk/qcom/gpucc-sm8650.c | 2 +- drivers/clk/qcom/gpucc-x1e80100.c | 2 +- 17 files changed, 17 insertions(+), 17 deletions(-) diff --git a/drivers/clk/qcom/gpucc-qcm2290.c b/drivers/clk/qcom/gpucc-qcm2= 290.c index dc369dff882e..2a886b3d6ab4 100644 --- a/drivers/clk/qcom/gpucc-qcm2290.c +++ b/drivers/clk/qcom/gpucc-qcm2290.c @@ -372,7 +372,7 @@ static int gpu_cc_qcm2290_probe(struct platform_device = *pdev) struct regmap *regmap; int ret; =20 - regmap =3D qcom_cc_map(pdev, &gpu_cc_qcm2290_desc); + regmap =3D qcom_cc_map_norequest(pdev, &gpu_cc_qcm2290_desc); if (IS_ERR(regmap)) return PTR_ERR(regmap); =20 diff --git a/drivers/clk/qcom/gpucc-sa8775p.c b/drivers/clk/qcom/gpucc-sa87= 75p.c index f8a8ac343d70..312b45e6fc29 100644 --- a/drivers/clk/qcom/gpucc-sa8775p.c +++ b/drivers/clk/qcom/gpucc-sa8775p.c @@ -592,7 +592,7 @@ static int gpu_cc_sa8775p_probe(struct platform_device = *pdev) { struct regmap *regmap; =20 - regmap =3D qcom_cc_map(pdev, &gpu_cc_sa8775p_desc); + regmap =3D qcom_cc_map_norequest(pdev, &gpu_cc_sa8775p_desc); if (IS_ERR(regmap)) return PTR_ERR(regmap); =20 diff --git a/drivers/clk/qcom/gpucc-sc7180.c b/drivers/clk/qcom/gpucc-sc718= 0.c index 08f3983d016f..03480a2fa78c 100644 --- a/drivers/clk/qcom/gpucc-sc7180.c +++ b/drivers/clk/qcom/gpucc-sc7180.c @@ -220,7 +220,7 @@ static int gpu_cc_sc7180_probe(struct platform_device *= pdev) struct alpha_pll_config gpu_cc_pll_config =3D {}; unsigned int value, mask; =20 - regmap =3D qcom_cc_map(pdev, &gpu_cc_sc7180_desc); + regmap =3D qcom_cc_map_norequest(pdev, &gpu_cc_sc7180_desc); if (IS_ERR(regmap)) return PTR_ERR(regmap); =20 diff --git a/drivers/clk/qcom/gpucc-sc7280.c b/drivers/clk/qcom/gpucc-sc728= 0.c index bd699a624517..86f89fbb4aec 100644 --- a/drivers/clk/qcom/gpucc-sc7280.c +++ b/drivers/clk/qcom/gpucc-sc7280.c @@ -458,7 +458,7 @@ static int gpu_cc_sc7280_probe(struct platform_device *= pdev) { struct regmap *regmap; =20 - regmap =3D qcom_cc_map(pdev, &gpu_cc_sc7280_desc); + regmap =3D qcom_cc_map_norequest(pdev, &gpu_cc_sc7280_desc); if (IS_ERR(regmap)) return PTR_ERR(regmap); =20 diff --git a/drivers/clk/qcom/gpucc-sc8280xp.c b/drivers/clk/qcom/gpucc-sc8= 280xp.c index c96be61e3f47..519940dc99eb 100644 --- a/drivers/clk/qcom/gpucc-sc8280xp.c +++ b/drivers/clk/qcom/gpucc-sc8280xp.c @@ -436,7 +436,7 @@ static int gpu_cc_sc8280xp_probe(struct platform_device= *pdev) if (ret) return ret; =20 - regmap =3D qcom_cc_map(pdev, &gpu_cc_sc8280xp_desc); + regmap =3D qcom_cc_map_norequest(pdev, &gpu_cc_sc8280xp_desc); if (IS_ERR(regmap)) { pm_runtime_put(&pdev->dev); return PTR_ERR(regmap); diff --git a/drivers/clk/qcom/gpucc-sdm845.c b/drivers/clk/qcom/gpucc-sdm84= 5.c index ef26690cf504..b78f8b632601 100644 --- a/drivers/clk/qcom/gpucc-sdm845.c +++ b/drivers/clk/qcom/gpucc-sdm845.c @@ -177,7 +177,7 @@ static int gpu_cc_sdm845_probe(struct platform_device *= pdev) struct regmap *regmap; unsigned int value, mask; =20 - regmap =3D qcom_cc_map(pdev, &gpu_cc_sdm845_desc); + regmap =3D qcom_cc_map_norequest(pdev, &gpu_cc_sdm845_desc); if (IS_ERR(regmap)) return PTR_ERR(regmap); =20 diff --git a/drivers/clk/qcom/gpucc-sm6115.c b/drivers/clk/qcom/gpucc-sm611= 5.c index d43c86cf73a5..ab3e33fbe401 100644 --- a/drivers/clk/qcom/gpucc-sm6115.c +++ b/drivers/clk/qcom/gpucc-sm6115.c @@ -474,7 +474,7 @@ static int gpu_cc_sm6115_probe(struct platform_device *= pdev) { struct regmap *regmap; =20 - regmap =3D qcom_cc_map(pdev, &gpu_cc_sm6115_desc); + regmap =3D qcom_cc_map_norequest(pdev, &gpu_cc_sm6115_desc); if (IS_ERR(regmap)) return PTR_ERR(regmap); =20 diff --git a/drivers/clk/qcom/gpucc-sm6125.c b/drivers/clk/qcom/gpucc-sm612= 5.c index ed6a6e505801..14dc75b3771a 100644 --- a/drivers/clk/qcom/gpucc-sm6125.c +++ b/drivers/clk/qcom/gpucc-sm6125.c @@ -395,7 +395,7 @@ static int gpu_cc_sm6125_probe(struct platform_device *= pdev) { struct regmap *regmap; =20 - regmap =3D qcom_cc_map(pdev, &gpu_cc_sm6125_desc); + regmap =3D qcom_cc_map_norequest(pdev, &gpu_cc_sm6125_desc); if (IS_ERR(regmap)) return PTR_ERR(regmap); =20 diff --git a/drivers/clk/qcom/gpucc-sm6350.c b/drivers/clk/qcom/gpucc-sm635= 0.c index 1e12ad8948db..f0a6a6fb693f 100644 --- a/drivers/clk/qcom/gpucc-sm6350.c +++ b/drivers/clk/qcom/gpucc-sm6350.c @@ -489,7 +489,7 @@ static int gpu_cc_sm6350_probe(struct platform_device *= pdev) struct regmap *regmap; unsigned int value, mask; =20 - regmap =3D qcom_cc_map(pdev, &gpu_cc_sm6350_desc); + regmap =3D qcom_cc_map_norequest(pdev, &gpu_cc_sm6350_desc); if (IS_ERR(regmap)) return PTR_ERR(regmap); =20 diff --git a/drivers/clk/qcom/gpucc-sm6375.c b/drivers/clk/qcom/gpucc-sm637= 5.c index 41f59024143e..4ec7399f8fc4 100644 --- a/drivers/clk/qcom/gpucc-sm6375.c +++ b/drivers/clk/qcom/gpucc-sm6375.c @@ -446,7 +446,7 @@ static int gpucc_sm6375_probe(struct platform_device *p= dev) if (ret) return ret; =20 - regmap =3D qcom_cc_map(pdev, &gpucc_sm6375_desc); + regmap =3D qcom_cc_map_norequest(pdev, &gpucc_sm6375_desc); if (IS_ERR(regmap)) { pm_runtime_put(&pdev->dev); return PTR_ERR(regmap); diff --git a/drivers/clk/qcom/gpucc-sm8150.c b/drivers/clk/qcom/gpucc-sm815= 0.c index d711464a71b6..b01531ca13d9 100644 --- a/drivers/clk/qcom/gpucc-sm8150.c +++ b/drivers/clk/qcom/gpucc-sm8150.c @@ -295,7 +295,7 @@ static int gpu_cc_sm8150_probe(struct platform_device *= pdev) { struct regmap *regmap; =20 - regmap =3D qcom_cc_map(pdev, &gpu_cc_sm8150_desc); + regmap =3D qcom_cc_map_norequest(pdev, &gpu_cc_sm8150_desc); if (IS_ERR(regmap)) return PTR_ERR(regmap); =20 diff --git a/drivers/clk/qcom/gpucc-sm8250.c b/drivers/clk/qcom/gpucc-sm825= 0.c index 113b486a6d2f..ded2faff96ce 100644 --- a/drivers/clk/qcom/gpucc-sm8250.c +++ b/drivers/clk/qcom/gpucc-sm8250.c @@ -305,7 +305,7 @@ static int gpu_cc_sm8250_probe(struct platform_device *= pdev) struct regmap *regmap; unsigned int value, mask; =20 - regmap =3D qcom_cc_map(pdev, &gpu_cc_sm8250_desc); + regmap =3D qcom_cc_map_norequest_norequest(pdev, &gpu_cc_sm8250_desc); if (IS_ERR(regmap)) return PTR_ERR(regmap); =20 diff --git a/drivers/clk/qcom/gpucc-sm8350.c b/drivers/clk/qcom/gpucc-sm835= 0.c index f3b6bdc24485..c11ba4c5f254 100644 --- a/drivers/clk/qcom/gpucc-sm8350.c +++ b/drivers/clk/qcom/gpucc-sm8350.c @@ -596,7 +596,7 @@ static int gpu_cc_sm8350_probe(struct platform_device *= pdev) { struct regmap *regmap; =20 - regmap =3D qcom_cc_map(pdev, &gpu_cc_sm8350_desc); + regmap =3D qcom_cc_map_norequest(pdev, &gpu_cc_sm8350_desc); if (IS_ERR(regmap)) { dev_err(&pdev->dev, "Failed to map gpu cc registers\n"); return PTR_ERR(regmap); diff --git a/drivers/clk/qcom/gpucc-sm8450.c b/drivers/clk/qcom/gpucc-sm845= 0.c index b3c5d6923cd2..34c709baeefa 100644 --- a/drivers/clk/qcom/gpucc-sm8450.c +++ b/drivers/clk/qcom/gpucc-sm8450.c @@ -744,7 +744,7 @@ static int gpu_cc_sm8450_probe(struct platform_device *= pdev) { struct regmap *regmap; =20 - regmap =3D qcom_cc_map(pdev, &gpu_cc_sm8450_desc); + regmap =3D qcom_cc_map_norequest(pdev, &gpu_cc_sm8450_desc); if (IS_ERR(regmap)) return PTR_ERR(regmap); =20 diff --git a/drivers/clk/qcom/gpucc-sm8550.c b/drivers/clk/qcom/gpucc-sm855= 0.c index 7486edf56160..e77c287604e6 100644 --- a/drivers/clk/qcom/gpucc-sm8550.c +++ b/drivers/clk/qcom/gpucc-sm8550.c @@ -568,7 +568,7 @@ static int gpu_cc_sm8550_probe(struct platform_device *= pdev) { struct regmap *regmap; =20 - regmap =3D qcom_cc_map(pdev, &gpu_cc_sm8550_desc); + regmap =3D qcom_cc_map_norequest(pdev, &gpu_cc_sm8550_desc); if (IS_ERR(regmap)) return PTR_ERR(regmap); =20 diff --git a/drivers/clk/qcom/gpucc-sm8650.c b/drivers/clk/qcom/gpucc-sm865= 0.c index f15aeecc512d..f7370ec3bac2 100644 --- a/drivers/clk/qcom/gpucc-sm8650.c +++ b/drivers/clk/qcom/gpucc-sm8650.c @@ -640,7 +640,7 @@ static int gpu_cc_sm8650_probe(struct platform_device *= pdev) { struct regmap *regmap; =20 - regmap =3D qcom_cc_map(pdev, &gpu_cc_sm8650_desc); + regmap =3D qcom_cc_map_norequest(pdev, &gpu_cc_sm8650_desc); if (IS_ERR(regmap)) return PTR_ERR(regmap); =20 diff --git a/drivers/clk/qcom/gpucc-x1e80100.c b/drivers/clk/qcom/gpucc-x1e= 80100.c index 2eec20dd0254..e583a4a96629 100644 --- a/drivers/clk/qcom/gpucc-x1e80100.c +++ b/drivers/clk/qcom/gpucc-x1e80100.c @@ -630,7 +630,7 @@ static int gpu_cc_x1e80100_probe(struct platform_device= *pdev) { struct regmap *regmap; =20 - regmap =3D qcom_cc_map(pdev, &gpu_cc_x1e80100_desc); + regmap =3D qcom_cc_map_norequest(pdev, &gpu_cc_x1e80100_desc); if (IS_ERR(regmap)) return PTR_ERR(regmap); =20 --=20 2.39.2