From nobody Wed Dec 17 17:42:40 2025 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4E7C413C813; Tue, 25 Jun 2024 04:36:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.153.233 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719290169; cv=none; b=VZIRVdUfSwnWuMa9c2cyP9WnydbdutIBXju8nX/NwWZKpS6B2tUPCny+0nAgnt2HoLfnCdreQRciJ2U/yQRWz5LOEcKvXfWarVR2WaQdiJummehHZErt9gqL75dABuHWSRK918ezuamVtVHqHlQAha8M1/F6Rd3JruJpnSsgsk0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719290169; c=relaxed/simple; bh=NrhQe7Ne47K5jyrTaH8U/Zc5bpaLZvP3p4urJqapRuY=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=HuQlHnHG+Nv9EXHKXvqL4RUPgqrZDJ9WOv7Oh6qxhaB8jS0A27smmEs9U3LEhnwiX0GCFWze1NngSaie0ZHBVNIOq5rn6lfTwKLfzXpBotmkg4YSW1LCITlu8VzF07Gxdov7uTw5WMNrsiMbzl5kjDWFElvSwrxmwOcccNMPEaY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=NZNWGOJ5; arc=none smtp.client-ip=68.232.153.233 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="NZNWGOJ5" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1719290168; x=1750826168; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=NrhQe7Ne47K5jyrTaH8U/Zc5bpaLZvP3p4urJqapRuY=; b=NZNWGOJ5/5rXgQA7eMUNkTi44BsTuC2XlQgO7JhjHKh0Ea588FcBJ/4W ID0sXAXVr2e3O7R0D8JVqPkwfqduLsi2LT8PnLppLqkkf49m/WxKmRAOG Uq9cbhcsQvCuc/3U3AtYkQuMFP0B/om9ymrCe9sZH/V5GTHCfyxmzLLCT 8ZqDKPFQp1bsoUGXxlx2Cy3hQMGK5NQAvyTiZisrBFHQXDvYzkxocerBw LiBGqVYawTSMNls9yCVxeTuhkJUTDtiSiO9etIuDiC2+wZHYXyThVo3W3 XNLwNrE062kXCIrsXcVnO7PstO5Da4vrRia6/h4tbIvuUm9JvZFGFdb+p g==; X-CSE-ConnectionGUID: HT+Rjb2GRQSkoL2C/p9nlw== X-CSE-MsgGUID: r6ffweMHSlmxnDJ35UcLkQ== X-IronPort-AV: E=Sophos;i="6.08,263,1712646000"; d="scan'208";a="259328212" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa5.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 24 Jun 2024 21:36:07 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.87.72) by chn-vm-ex02.mchp-main.com (10.10.87.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Mon, 24 Jun 2024 21:35:38 -0700 Received: from che-lt-i67131.microchip.com (10.10.85.11) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Mon, 24 Jun 2024 21:35:30 -0700 From: Manikandan Muralidharan To: , , , , , , , , , , , , , CC: Subject: [PATCH v2 1/5] ARM: dts: microchip: change to simple-mfd from simple-bus for PIO3 pinumux controller Date: Tue, 25 Jun 2024 10:05:21 +0530 Message-ID: <20240625043525.279711-2-manikandan.m@microchip.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240625043525.279711-1-manikandan.m@microchip.com> References: <20240625043525.279711-1-manikandan.m@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The pinctrl subnodes that define the pin configuration of other devices under PIO3 pinmux controller are not simple memory mapped nodes.Ergo, change simple-bus to simple-mfd. Signed-off-by: Manikandan Muralidharan Acked-by: Linus Walleij --- arch/arm/boot/dts/microchip/at91rm9200.dtsi | 2 +- arch/arm/boot/dts/microchip/at91sam9260.dtsi | 2 +- arch/arm/boot/dts/microchip/at91sam9261.dtsi | 2 +- arch/arm/boot/dts/microchip/at91sam9263.dtsi | 2 +- arch/arm/boot/dts/microchip/at91sam9g45.dtsi | 2 +- arch/arm/boot/dts/microchip/at91sam9n12.dtsi | 2 +- arch/arm/boot/dts/microchip/at91sam9rl.dtsi | 2 +- arch/arm/boot/dts/microchip/at91sam9x5.dtsi | 2 +- arch/arm/boot/dts/microchip/sam9x60.dtsi | 2 +- arch/arm/boot/dts/microchip/sama5d3.dtsi | 2 +- arch/arm/boot/dts/microchip/sama5d4.dtsi | 2 +- 11 files changed, 11 insertions(+), 11 deletions(-) diff --git a/arch/arm/boot/dts/microchip/at91rm9200.dtsi b/arch/arm/boot/dt= s/microchip/at91rm9200.dtsi index 16c675e3a890..02a838541dc3 100644 --- a/arch/arm/boot/dts/microchip/at91rm9200.dtsi +++ b/arch/arm/boot/dts/microchip/at91rm9200.dtsi @@ -225,7 +225,7 @@ macb0: ethernet@fffbc000 { pinctrl@fffff400 { #address-cells =3D <1>; #size-cells =3D <1>; - compatible =3D "atmel,at91rm9200-pinctrl", "simple-bus"; + compatible =3D "atmel,at91rm9200-pinctrl", "simple-mfd"; ranges =3D <0xfffff400 0xfffff400 0x800>; =20 atmel,mux-mask =3D < diff --git a/arch/arm/boot/dts/microchip/at91sam9260.dtsi b/arch/arm/boot/d= ts/microchip/at91sam9260.dtsi index e56d5546554c..0038183e9a53 100644 --- a/arch/arm/boot/dts/microchip/at91sam9260.dtsi +++ b/arch/arm/boot/dts/microchip/at91sam9260.dtsi @@ -170,7 +170,7 @@ tcb1: timer@fffdc000 { pinctrl: pinctrl@fffff400 { #address-cells =3D <1>; #size-cells =3D <1>; - compatible =3D "atmel,at91rm9200-pinctrl", "simple-bus"; + compatible =3D "atmel,at91rm9200-pinctrl", "simple-mfd"; ranges =3D <0xfffff400 0xfffff400 0x600>; =20 atmel,mux-mask =3D < diff --git a/arch/arm/boot/dts/microchip/at91sam9261.dtsi b/arch/arm/boot/d= ts/microchip/at91sam9261.dtsi index 307b60658014..b57a7fd67197 100644 --- a/arch/arm/boot/dts/microchip/at91sam9261.dtsi +++ b/arch/arm/boot/dts/microchip/at91sam9261.dtsi @@ -317,7 +317,7 @@ dbgu: serial@fffff200 { pinctrl@fffff400 { #address-cells =3D <1>; #size-cells =3D <1>; - compatible =3D "atmel,at91rm9200-pinctrl", "simple-bus"; + compatible =3D "atmel,at91rm9200-pinctrl", "simple-mfd"; ranges =3D <0xfffff400 0xfffff400 0x600>; =20 atmel,mux-mask =3D diff --git a/arch/arm/boot/dts/microchip/at91sam9263.dtsi b/arch/arm/boot/d= ts/microchip/at91sam9263.dtsi index 75d8ff2d12c8..b95d4016ae9f 100644 --- a/arch/arm/boot/dts/microchip/at91sam9263.dtsi +++ b/arch/arm/boot/dts/microchip/at91sam9263.dtsi @@ -167,7 +167,7 @@ poweroff@fffffd10 { pinctrl@fffff200 { #address-cells =3D <1>; #size-cells =3D <1>; - compatible =3D "atmel,at91rm9200-pinctrl", "simple-bus"; + compatible =3D "atmel,at91rm9200-pinctrl", "simple-mfd"; ranges =3D <0xfffff200 0xfffff200 0xa00>; =20 atmel,mux-mask =3D < diff --git a/arch/arm/boot/dts/microchip/at91sam9g45.dtsi b/arch/arm/boot/d= ts/microchip/at91sam9g45.dtsi index 325c63a53118..c54eb21d5cba 100644 --- a/arch/arm/boot/dts/microchip/at91sam9g45.dtsi +++ b/arch/arm/boot/dts/microchip/at91sam9g45.dtsi @@ -190,7 +190,7 @@ dma: dma-controller@ffffec00 { pinctrl@fffff200 { #address-cells =3D <1>; #size-cells =3D <1>; - compatible =3D "atmel,at91rm9200-pinctrl", "simple-bus"; + compatible =3D "atmel,at91rm9200-pinctrl", "simple-mfd"; ranges =3D <0xfffff200 0xfffff200 0xa00>; =20 atmel,mux-mask =3D < diff --git a/arch/arm/boot/dts/microchip/at91sam9n12.dtsi b/arch/arm/boot/d= ts/microchip/at91sam9n12.dtsi index 8dc04e9031a6..9aa22195051d 100644 --- a/arch/arm/boot/dts/microchip/at91sam9n12.dtsi +++ b/arch/arm/boot/dts/microchip/at91sam9n12.dtsi @@ -226,7 +226,7 @@ dma: dma-controller@ffffec00 { pinctrl@fffff400 { #address-cells =3D <1>; #size-cells =3D <1>; - compatible =3D "atmel,at91sam9x5-pinctrl", "atmel,at91rm9200-pinctrl",= "simple-bus"; + compatible =3D "atmel,at91sam9x5-pinctrl", "atmel,at91rm9200-pinctrl",= "simple-mfd"; ranges =3D <0xfffff400 0xfffff400 0x800>; =20 atmel,mux-mask =3D < diff --git a/arch/arm/boot/dts/microchip/at91sam9rl.dtsi b/arch/arm/boot/dt= s/microchip/at91sam9rl.dtsi index 7436b5c862b1..1fec9fcc7cd1 100644 --- a/arch/arm/boot/dts/microchip/at91sam9rl.dtsi +++ b/arch/arm/boot/dts/microchip/at91sam9rl.dtsi @@ -339,7 +339,7 @@ dbgu: serial@fffff200 { pinctrl@fffff400 { #address-cells =3D <1>; #size-cells =3D <1>; - compatible =3D "atmel,at91rm9200-pinctrl", "simple-bus"; + compatible =3D "atmel,at91rm9200-pinctrl", "simple-mfd"; ranges =3D <0xfffff400 0xfffff400 0x800>; =20 atmel,mux-mask =3D diff --git a/arch/arm/boot/dts/microchip/at91sam9x5.dtsi b/arch/arm/boot/dt= s/microchip/at91sam9x5.dtsi index a7456c2191fa..d41d7c844200 100644 --- a/arch/arm/boot/dts/microchip/at91sam9x5.dtsi +++ b/arch/arm/boot/dts/microchip/at91sam9x5.dtsi @@ -202,7 +202,7 @@ dma1: dma-controller@ffffee00 { pinctrl: pinctrl@fffff400 { #address-cells =3D <1>; #size-cells =3D <1>; - compatible =3D "atmel,at91sam9x5-pinctrl", "atmel,at91rm9200-pinctrl",= "simple-bus"; + compatible =3D "atmel,at91sam9x5-pinctrl", "atmel,at91rm9200-pinctrl",= "simple-mfd"; ranges =3D <0xfffff400 0xfffff400 0x800>; =20 /* shared pinctrl settings */ diff --git a/arch/arm/boot/dts/microchip/sam9x60.dtsi b/arch/arm/boot/dts/m= icrochip/sam9x60.dtsi index 291540e5d81e..4e71ae63edf1 100644 --- a/arch/arm/boot/dts/microchip/sam9x60.dtsi +++ b/arch/arm/boot/dts/microchip/sam9x60.dtsi @@ -1223,7 +1223,7 @@ AT91_XDMAC_DT_PERID(28))>, pinctrl: pinctrl@fffff400 { #address-cells =3D <1>; #size-cells =3D <1>; - compatible =3D "microchip,sam9x60-pinctrl", "atmel,at91sam9x5-pinctrl"= , "atmel,at91rm9200-pinctrl", "simple-bus"; + compatible =3D "microchip,sam9x60-pinctrl", "atmel,at91sam9x5-pinctrl"= , "atmel,at91rm9200-pinctrl", "simple-mfd"; ranges =3D <0xfffff400 0xfffff400 0x800>; =20 /* mux-mask corresponding to sam9x60 SoC in TFBGA228L package */ diff --git a/arch/arm/boot/dts/microchip/sama5d3.dtsi b/arch/arm/boot/dts/m= icrochip/sama5d3.dtsi index d4fc0c1dfc10..f1614dcd7d28 100644 --- a/arch/arm/boot/dts/microchip/sama5d3.dtsi +++ b/arch/arm/boot/dts/microchip/sama5d3.dtsi @@ -493,7 +493,7 @@ aic: interrupt-controller@fffff000 { pinctrl: pinctrl@fffff200 { #address-cells =3D <1>; #size-cells =3D <1>; - compatible =3D "atmel,sama5d3-pinctrl", "atmel,at91sam9x5-pinctrl", "s= imple-bus"; + compatible =3D "atmel,sama5d3-pinctrl", "atmel,at91sam9x5-pinctrl", "s= imple-mfd"; ranges =3D <0xfffff200 0xfffff200 0xa00>; atmel,mux-mask =3D < /* A B C */ diff --git a/arch/arm/boot/dts/microchip/sama5d4.dtsi b/arch/arm/boot/dts/m= icrochip/sama5d4.dtsi index 58ceed997889..69dd4e7b4c14 100644 --- a/arch/arm/boot/dts/microchip/sama5d4.dtsi +++ b/arch/arm/boot/dts/microchip/sama5d4.dtsi @@ -791,7 +791,7 @@ dbgu: serial@fc069000 { pinctrl: pinctrl@fc06a000 { #address-cells =3D <1>; #size-cells =3D <1>; - compatible =3D "atmel,sama5d3-pinctrl", "atmel,at91sam9x5-pinctrl", "s= imple-bus"; + compatible =3D "atmel,sama5d3-pinctrl", "atmel,at91sam9x5-pinctrl", "s= imple-mfd"; ranges =3D <0xfc068000 0xfc068000 0x100 0xfc06a000 0xfc06a000 0x4000>; /* WARNING: revisit as pin spec has changed */ --=20 2.25.1 From nobody Wed Dec 17 17:42:40 2025 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.154.123]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 88EC213C691; Tue, 25 Jun 2024 04:36:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.154.123 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719290185; cv=none; b=PSiclxilh7QDHhW/G9oSRbVonzYW/n3owPJggau0QsB6RXBrHY0k9bFAnWQTLQsrpkEKPivkWd2XZoGXKD5HwLAvcUCWs3oavCBtXIqbUE+OkGJv+ODEf7i5f6VcO6Cds3xQPmIbhtcZsFiYz7II19zoAsbSFCJEMPn3VCZj4fM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719290185; c=relaxed/simple; bh=vflnbH7npqoOpXbEC4oZYpiOh7nINA5cDaOQcY0TZeY=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=CkvtRHY0/SFOdmtksN2NgNHzYN05SJY8DDdjdKqFyT+OPkGGlle9mSf5ePFR/ZjN6rYkf29Q+I1GaAXqxJIygThk4W59Ore0e8I47pi6tZwqdx8o4xAPjFMp8rxqD9R9O5YcSQ7TgVBhlUQau+/4VPtuYDm5NSKcJscd4OOAzOE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=JDpIW82A; arc=none smtp.client-ip=68.232.154.123 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="JDpIW82A" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1719290183; x=1750826183; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=vflnbH7npqoOpXbEC4oZYpiOh7nINA5cDaOQcY0TZeY=; b=JDpIW82A2mwaXnvG898W9n6sNvITtyxbSsdxZrDCUYkkeKPSbJAXgP1U U22gcMdumvq1NZCV5L/9vBBCJ6w5HO+JCzneJCOG6Rise8YhuzN+Y8hKy IIJm8yqhTePBfwgCU4jm3QrmcaXEj9oURyEYEw6xQF9zUA77SDSdo/6Oy cX9EEgGzyDinfkrmjY+n04OMEeyuSL96AWM/tG5phz3APhF+cHFwJZaEz 1kHY8TV9sdvH9eVK89AtJcMIiW4Dp4M945cuTnb63YYhZK3Sii2pGHY3P ErWiODzkiz6iZktRzCJcZdTZrxo4foEnaMpTBtmlvD6rKjy+f7ocf/DTu Q==; X-CSE-ConnectionGUID: 6lRzh98bSmSADYiwzrcknQ== X-CSE-MsgGUID: VtD/iL2hRlmaXygdQIntrA== X-IronPort-AV: E=Sophos;i="6.08,263,1712646000"; d="scan'208";a="28429162" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa4.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 24 Jun 2024 21:36:22 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Mon, 24 Jun 2024 21:35:46 -0700 Received: from che-lt-i67131.microchip.com (10.10.85.11) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Mon, 24 Jun 2024 21:35:38 -0700 From: Manikandan Muralidharan To: , , , , , , , , , , , , , CC: Subject: [PATCH v2 2/5] ARM: dts: microchip: Remove additional compatible string from PIO3 pinctrl nodes Date: Tue, 25 Jun 2024 10:05:22 +0530 Message-ID: <20240625043525.279711-3-manikandan.m@microchip.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240625043525.279711-1-manikandan.m@microchip.com> References: <20240625043525.279711-1-manikandan.m@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The driver data specific to each pinctrl GPIO bank compatible nodes are not the same and declaring additional compatible string as fallback has no specific purpose, hence, removing the additional compatible string from the pinctrl nodes in DT to comply with atmel,at91-pinctrl.txt documentation. Signed-off-by: Manikandan Muralidharan Acked-by: Linus Walleij --- arch/arm/boot/dts/microchip/at91sam9n12.dtsi | 2 +- arch/arm/boot/dts/microchip/at91sam9x5.dtsi | 2 +- arch/arm/boot/dts/microchip/sam9x60.dtsi | 2 +- arch/arm/boot/dts/microchip/sama5d3.dtsi | 2 +- arch/arm/boot/dts/microchip/sama5d4.dtsi | 2 +- 5 files changed, 5 insertions(+), 5 deletions(-) diff --git a/arch/arm/boot/dts/microchip/at91sam9n12.dtsi b/arch/arm/boot/d= ts/microchip/at91sam9n12.dtsi index 9aa22195051d..844bd50943fc 100644 --- a/arch/arm/boot/dts/microchip/at91sam9n12.dtsi +++ b/arch/arm/boot/dts/microchip/at91sam9n12.dtsi @@ -226,7 +226,7 @@ dma: dma-controller@ffffec00 { pinctrl@fffff400 { #address-cells =3D <1>; #size-cells =3D <1>; - compatible =3D "atmel,at91sam9x5-pinctrl", "atmel,at91rm9200-pinctrl",= "simple-mfd"; + compatible =3D "atmel,at91sam9x5-pinctrl", "simple-mfd"; ranges =3D <0xfffff400 0xfffff400 0x800>; =20 atmel,mux-mask =3D < diff --git a/arch/arm/boot/dts/microchip/at91sam9x5.dtsi b/arch/arm/boot/dt= s/microchip/at91sam9x5.dtsi index d41d7c844200..27c1f2861cc3 100644 --- a/arch/arm/boot/dts/microchip/at91sam9x5.dtsi +++ b/arch/arm/boot/dts/microchip/at91sam9x5.dtsi @@ -202,7 +202,7 @@ dma1: dma-controller@ffffee00 { pinctrl: pinctrl@fffff400 { #address-cells =3D <1>; #size-cells =3D <1>; - compatible =3D "atmel,at91sam9x5-pinctrl", "atmel,at91rm9200-pinctrl",= "simple-mfd"; + compatible =3D "atmel,at91sam9x5-pinctrl", "simple-mfd"; ranges =3D <0xfffff400 0xfffff400 0x800>; =20 /* shared pinctrl settings */ diff --git a/arch/arm/boot/dts/microchip/sam9x60.dtsi b/arch/arm/boot/dts/m= icrochip/sam9x60.dtsi index 4e71ae63edf1..797855e78058 100644 --- a/arch/arm/boot/dts/microchip/sam9x60.dtsi +++ b/arch/arm/boot/dts/microchip/sam9x60.dtsi @@ -1223,7 +1223,7 @@ AT91_XDMAC_DT_PERID(28))>, pinctrl: pinctrl@fffff400 { #address-cells =3D <1>; #size-cells =3D <1>; - compatible =3D "microchip,sam9x60-pinctrl", "atmel,at91sam9x5-pinctrl"= , "atmel,at91rm9200-pinctrl", "simple-mfd"; + compatible =3D "microchip,sam9x60-pinctrl", "simple-mfd"; ranges =3D <0xfffff400 0xfffff400 0x800>; =20 /* mux-mask corresponding to sam9x60 SoC in TFBGA228L package */ diff --git a/arch/arm/boot/dts/microchip/sama5d3.dtsi b/arch/arm/boot/dts/m= icrochip/sama5d3.dtsi index f1614dcd7d28..39865133aa56 100644 --- a/arch/arm/boot/dts/microchip/sama5d3.dtsi +++ b/arch/arm/boot/dts/microchip/sama5d3.dtsi @@ -493,7 +493,7 @@ aic: interrupt-controller@fffff000 { pinctrl: pinctrl@fffff200 { #address-cells =3D <1>; #size-cells =3D <1>; - compatible =3D "atmel,sama5d3-pinctrl", "atmel,at91sam9x5-pinctrl", "s= imple-mfd"; + compatible =3D "atmel,sama5d3-pinctrl", "simple-mfd"; ranges =3D <0xfffff200 0xfffff200 0xa00>; atmel,mux-mask =3D < /* A B C */ diff --git a/arch/arm/boot/dts/microchip/sama5d4.dtsi b/arch/arm/boot/dts/m= icrochip/sama5d4.dtsi index 69dd4e7b4c14..b253ba33fc38 100644 --- a/arch/arm/boot/dts/microchip/sama5d4.dtsi +++ b/arch/arm/boot/dts/microchip/sama5d4.dtsi @@ -791,7 +791,7 @@ dbgu: serial@fc069000 { pinctrl: pinctrl@fc06a000 { #address-cells =3D <1>; #size-cells =3D <1>; - compatible =3D "atmel,sama5d3-pinctrl", "atmel,at91sam9x5-pinctrl", "s= imple-mfd"; + compatible =3D "atmel,sama5d3-pinctrl", "simple-mfd"; ranges =3D <0xfc068000 0xfc068000 0x100 0xfc06a000 0xfc06a000 0x4000>; /* WARNING: revisit as pin spec has changed */ --=20 2.25.1 From nobody Wed Dec 17 17:42:40 2025 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 14AC413C823; Tue, 25 Jun 2024 04:36:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.153.233 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719290196; cv=none; b=oEvg09M0bkZQz4kb5+2Y+SiH74vt1NMRbOGYqixo2rNUmJ/vyawX9vT7ogap5M9IR+R3Vrt8aTIDIDHj+qEar/R62p8ICO2yo9OUf17bbgmIusVvTWOWxvSUN0h55vh65bqi10JsOLCiXwo/oYnHHuKax7z7sUX/KdvuAj7ykew= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719290196; c=relaxed/simple; bh=l+dYmLiqhuozHzyRlaJiji1zGldmLiP1ian4oklPuSk=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=JDVm6P39/6mUgcqzmFm+v+/7Jb2J6a7o1ON2tvzGnLbXjScAIG63jgIkErVUfsuI2Nb+E0Nj3X5/Bv8QIXMPdyNVTaAArd6fZqp3iPlgOZa50s0apX15BeGO4R+Bwv8TUxxjEBZR9MyJ9hqJG42v8idZGnt+YmLMLU2hk54A1vk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=a/94KkEx; arc=none smtp.client-ip=68.232.153.233 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="a/94KkEx" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1719290196; x=1750826196; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=l+dYmLiqhuozHzyRlaJiji1zGldmLiP1ian4oklPuSk=; b=a/94KkEx0r3eqlcH2LCyGpNMMc++H866k0j0f3/gUAO1ruIigZmlRbUS pAMWXpyStK6qdaZUZPj9KOzBePwgFc7G8muV3PjaKJK+ITvSTrw/XBv9o +Oij9T3aYON2QwMU5yAkgmKKPjzoPu5zpbc9jQpfGk4FWoZyyqSZtFlAO ney45zyZxpHLxGZFtXByGCbUukLude45At6/GsrjJUJ4/v2VDZT7AvJu9 LD3B0FuSg+WoFRsu9kUk47vI3KOgCZfCQz9ljzqjGAaAWY/ZUiFF6kYr9 7/66LXCdZrzqv5Sqo11Ts/bYvyeMRQyRzOp4xjYgGYtb34FNLQSya04Sx Q==; X-CSE-ConnectionGUID: /xqBe/RbRRKZkasvmOnxAQ== X-CSE-MsgGUID: ARn+En3KSLG2h99N+knsKg== X-IronPort-AV: E=Sophos;i="6.08,263,1712646000"; d="scan'208";a="259328234" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa5.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 24 Jun 2024 21:36:35 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Mon, 24 Jun 2024 21:35:54 -0700 Received: from che-lt-i67131.microchip.com (10.10.85.11) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Mon, 24 Jun 2024 21:35:47 -0700 From: Manikandan Muralidharan To: , , , , , , , , , , , , , CC: Subject: [PATCH v2 3/5] ARM: dts: microchip: sam9x60: Remove additional compatible string from GPIO node Date: Tue, 25 Jun 2024 10:05:23 +0530 Message-ID: <20240625043525.279711-4-manikandan.m@microchip.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240625043525.279711-1-manikandan.m@microchip.com> References: <20240625043525.279711-1-manikandan.m@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The driver data specific to each pinctrl GPIO bank compatible nodes are not the same and declaring additional compatible string as fallback has no specific purpose, hence, removing the "atmel,at91sam9x5-gpio" compatible fr= om sam9x60 SoC DT. Note: The at91 pinctrl driver uses "atmel,at91rm9200-gpio" compatible string to find the number of active GPIO banks and identify the pinmux nodes.It should used as a constant across all DT for GPIO node banks that uses PIO3 based pinctrl driver Signed-off-by: Manikandan Muralidharan Acked-by: Linus Walleij --- arch/arm/boot/dts/microchip/sam9x60.dtsi | 8 ++++---- 1 file changed, 4 insertions(+), 4 deletions(-) diff --git a/arch/arm/boot/dts/microchip/sam9x60.dtsi b/arch/arm/boot/dts/m= icrochip/sam9x60.dtsi index 797855e78058..db2ddff872d2 100644 --- a/arch/arm/boot/dts/microchip/sam9x60.dtsi +++ b/arch/arm/boot/dts/microchip/sam9x60.dtsi @@ -1236,7 +1236,7 @@ pinctrl: pinctrl@fffff400 { >; =20 pioA: gpio@fffff400 { - compatible =3D "microchip,sam9x60-gpio", "atmel,at91sam9x5-gpio", "at= mel,at91rm9200-gpio"; + compatible =3D "microchip,sam9x60-gpio", "atmel,at91rm9200-gpio"; reg =3D <0xfffff400 0x200>; interrupts =3D <2 IRQ_TYPE_LEVEL_HIGH 1>; #gpio-cells =3D <2>; @@ -1247,7 +1247,7 @@ pioA: gpio@fffff400 { }; =20 pioB: gpio@fffff600 { - compatible =3D "microchip,sam9x60-gpio", "atmel,at91sam9x5-gpio", "at= mel,at91rm9200-gpio"; + compatible =3D "microchip,sam9x60-gpio", "atmel,at91rm9200-gpio"; reg =3D <0xfffff600 0x200>; interrupts =3D <3 IRQ_TYPE_LEVEL_HIGH 1>; #gpio-cells =3D <2>; @@ -1259,7 +1259,7 @@ pioB: gpio@fffff600 { }; =20 pioC: gpio@fffff800 { - compatible =3D "microchip,sam9x60-gpio", "atmel,at91sam9x5-gpio", "at= mel,at91rm9200-gpio"; + compatible =3D "microchip,sam9x60-gpio", "atmel,at91rm9200-gpio"; reg =3D <0xfffff800 0x200>; interrupts =3D <4 IRQ_TYPE_LEVEL_HIGH 1>; #gpio-cells =3D <2>; @@ -1270,7 +1270,7 @@ pioC: gpio@fffff800 { }; =20 pioD: gpio@fffffa00 { - compatible =3D "microchip,sam9x60-gpio", "atmel,at91sam9x5-gpio", "at= mel,at91rm9200-gpio"; + compatible =3D "microchip,sam9x60-gpio", "atmel,at91rm9200-gpio"; reg =3D <0xfffffa00 0x200>; interrupts =3D <44 IRQ_TYPE_LEVEL_HIGH 1>; #gpio-cells =3D <2>; --=20 2.25.1 From nobody Wed Dec 17 17:42:40 2025 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 627A913C682; Tue, 25 Jun 2024 04:36:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.153.233 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719290196; cv=none; b=DNamKp8S8L2MtTaBii0yydfkZiAB7yvFyf4EGSTA5trtHl18+C6nw5WZktePy+rLcALA6wnNQaCywZaJokIs+BWx7MfQA9F0iZbQQx92/tGgS+yB6K5wHrRr/gqsni4BRmGqnBo12IL82+lYSCxSqCzerPcazfwvhS4N5qjiGPc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719290196; c=relaxed/simple; bh=puFxjvjjB6a4HtmjgHqz62T3yxPAylOcUIy/Wguo/BQ=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=BNpL/ksUBW/mSeoM+WVN2WUShqJnCR+EOxFqVi2m/TH3nBZAwxfzfbKS3k3cDcVH5q6p/6xnVQOici4BpJzD0gyG5I3tE/oHpHVglu6zegNb3e2Ze4YFNm7BRicpGkrcNCA4fgc9e2nPX/yBrGU1/RysSz+5/QiLUJAQI/OviS8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=KLzn8CFH; arc=none smtp.client-ip=68.232.153.233 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="KLzn8CFH" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1719290194; x=1750826194; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=puFxjvjjB6a4HtmjgHqz62T3yxPAylOcUIy/Wguo/BQ=; b=KLzn8CFHE6EhReEYHx4WXdNbrBgq8vSeAXKPrIJiVUSoSu/aHULN/5/1 5atO9O4AKD+rZumie4EKXxqDRJ4tafGlEAfXpiFE0Q/H9XksAs1itYvws hrYxAFXs+gCcLSflmohygQKB3VV/UuOgfSZmHO9LA9v5XipfFjTZBVKXz hZnotrCem6pctSNr8dgEs1HzTAeS/goAOawooYFLOrA/9Cmisg2PFDXTz V8O+TFhfYGaWVt04NTINx8EHkpNNC1tSJCLPbjYPmKpTadrbmm9VutuKr PmtyaYkf1VDSdB4atvK8yaBqd0LO94ny8zSBMbs31160LtKiGNRySAyAj g==; X-CSE-ConnectionGUID: GBVTrIN9ThaMEpX7MY3+Kw== X-CSE-MsgGUID: vBwZ9LkyTDaF6Shq9ND9/Q== X-IronPort-AV: E=Sophos;i="6.08,263,1712646000"; d="scan'208";a="28457235" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa3.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 24 Jun 2024 21:36:33 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.87.72) by chn-vm-ex02.mchp-main.com (10.10.87.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Mon, 24 Jun 2024 21:36:03 -0700 Received: from che-lt-i67131.microchip.com (10.10.85.11) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Mon, 24 Jun 2024 21:35:55 -0700 From: Manikandan Muralidharan To: , , , , , , , , , , , , , CC: Subject: [PATCH v2 4/5] dt-bindings: gpio: convert Atmel GPIO to json-schema Date: Tue, 25 Jun 2024 10:05:24 +0530 Message-ID: <20240625043525.279711-5-manikandan.m@microchip.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240625043525.279711-1-manikandan.m@microchip.com> References: <20240625043525.279711-1-manikandan.m@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Convert the Atmel GPIO controller binding document to DT schema format using json-schema. The compatible string "microchip,sam9x7-gpio" is added as well. Signed-off-by: Manikandan Muralidharan Acked-by: Linus Walleij Reviewed-by: Conor Dooley --- changes in v2: - Fix bot errors with 'make dt_binding_check', missed to add "atmel,at91rm9200-gpio" as separate compatible for devices that uses it - Remove label from example - Add default entry for #gpio-lines property - Add new compatible string details in commit message --- .../bindings/gpio/atmel,at91rm9200-gpio.yaml | 81 +++++++++++++++++++ .../devicetree/bindings/gpio/gpio_atmel.txt | 31 ------- 2 files changed, 81 insertions(+), 31 deletions(-) create mode 100644 Documentation/devicetree/bindings/gpio/atmel,at91rm9200= -gpio.yaml delete mode 100644 Documentation/devicetree/bindings/gpio/gpio_atmel.txt diff --git a/Documentation/devicetree/bindings/gpio/atmel,at91rm9200-gpio.y= aml b/Documentation/devicetree/bindings/gpio/atmel,at91rm9200-gpio.yaml new file mode 100644 index 000000000000..3dd70933ed8e --- /dev/null +++ b/Documentation/devicetree/bindings/gpio/atmel,at91rm9200-gpio.yaml @@ -0,0 +1,81 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/gpio/atmel,at91rm9200-gpio.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Microchip GPIO controller (PIO) + +maintainers: + - Manikandan Muralidharan + +properties: + compatible: + oneOf: + - items: + - enum: + - atmel,at91sam9x5-gpio + - microchip,sam9x60-gpio + - const: atmel,at91rm9200-gpio + - items: + - enum: + - microchip,sam9x7-gpio + - const: microchip,sam9x60-gpio + - const: atmel,at91rm9200-gpio + - items: + - const: atmel,at91rm9200-gpio + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + interrupt-controller: true + + "#interrupt-cells": + const: 2 + + gpio-controller: true + gpio-line-names: true + + "#gpio-cells": + const: 2 + + clocks: + maxItems: 1 + + "#gpio-lines": + description: + Number of gpio, 32 by default if absent + maxItems: 1 + default: 32 + +required: + - compatible + - reg + - interrupts + - interrupt-controller + - "#interrupt-cells" + - gpio-controller + - "#gpio-cells" + - clocks + +additionalProperties: false + +examples: + - | + #include + #include + + gpio@fffff400 { + compatible =3D "atmel,at91rm9200-gpio"; + reg =3D <0xfffff400 0x200>; + interrupts =3D <2 IRQ_TYPE_LEVEL_HIGH 1>; + #gpio-cells =3D <2>; + gpio-controller; + interrupt-controller; + #interrupt-cells =3D <2>; + clocks =3D <&pmc PMC_TYPE_PERIPHERAL 2>; + }; +... diff --git a/Documentation/devicetree/bindings/gpio/gpio_atmel.txt b/Docume= ntation/devicetree/bindings/gpio/gpio_atmel.txt deleted file mode 100644 index 29416f9c3220..000000000000 --- a/Documentation/devicetree/bindings/gpio/gpio_atmel.txt +++ /dev/null @@ -1,31 +0,0 @@ -* Atmel GPIO controller (PIO) - -Required properties: -- compatible: "atmel,-gpio", where is at91rm9200 or at91sam9x= 5. -- reg: Should contain GPIO controller registers location and length -- interrupts: Should be the port interrupt shared by all the pins. -- #gpio-cells: Should be two. The first cell is the pin number and - the second cell is used to specify optional parameters to declare if the= GPIO - is active high or low. See gpio.txt. -- gpio-controller: Marks the device node as a GPIO controller. -- interrupt-controller: Marks the device node as an interrupt controller. -- #interrupt-cells: Should be two. The first cell is the pin number and the - second cell is used to specify irq type flags, see the two cell descript= ion - in interrupt-controller/interrupts.txt for details. - -optional properties: -- #gpio-lines: Number of gpio if absent 32. - - -Example: - pioA: gpio@fffff200 { - compatible =3D "atmel,at91rm9200-gpio"; - reg =3D <0xfffff200 0x100>; - interrupts =3D <2 4>; - #gpio-cells =3D <2>; - gpio-controller; - #gpio-lines =3D <19>; - interrupt-controller; - #interrupt-cells =3D <2>; - }; - --=20 2.25.1 From nobody Wed Dec 17 17:42:40 2025 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.154.123]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4D5DC143738; Tue, 25 Jun 2024 04:36:43 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.154.123 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719290206; cv=none; b=oXhHH8+2D1kFOi/9j4y8Bc89AyglyyQ+6PTMtBa5Ka9m3VJXQMaL84441XWDXDEPAGIFucNIcODhW7YHz13arVnKLFowBJ0w+c2bQJKl/89O8TmF+fHa9lqJmoC+jklfMwV9pzx0Jnpjovld/ak9b4/TOIP/f107f3J/aWLNoAY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719290206; c=relaxed/simple; bh=rYqlsSuW6saKXMi6LSo6kxfaONSlcK6I/Zw9nMD1n6Y=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=qKlivu1mKi4P3fsL6Z6/+05gVZrl1pknPvElfCsBmyP3PnEn97xh/B5ZK/evj/Km0YGm7yaCIk844Hrh+h7j1iSmH2j1JzXyjTvqZAH9PA99b6SysyLJ+agkGj+E+VC70joJ8QIO46Yy4/J15reGXELoXIczpM1FXnI4xlP4Jfc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=bVylyGc7; arc=none smtp.client-ip=68.232.154.123 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="bVylyGc7" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1719290204; x=1750826204; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=rYqlsSuW6saKXMi6LSo6kxfaONSlcK6I/Zw9nMD1n6Y=; b=bVylyGc7XDL3TaT5eAc9mvPY5EykrAUgDRMe4WvwuEhewqO1v26+GoEF DDXp+VqsdnAypInoC2VjfZp+kNXG4zMWeZbZg5/cb1SEU16ImGuIYFGsz EW3oVy3INLcwTN8Su2Kaklgk+LcuSB2cLUsi6TjMrpG4bsT7NCRhhrkWp 1kdWPA0N2NDKcDqZqvekSAyjPBAFafj4akYwf7opqk4o6wGkBEqR47M1W /YHixQQOmidys9yo93mqpv+jJCytRHXl5sl+xFwXc06n/fFBc3ddJFRkx /YrHXDsz5TlMpcCb9U6ZM7pCuCK97poQxn+fzjOqiyLvulagQ+0q6jM+F w==; X-CSE-ConnectionGUID: b+IvN4n7SVm7JJetPdkZzA== X-CSE-MsgGUID: 9DFmeEXfSruD3rvJUUoDKg== X-IronPort-AV: E=Sophos;i="6.08,263,1712646000"; d="scan'208";a="29087618" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa2.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 24 Jun 2024 21:36:43 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Mon, 24 Jun 2024 21:36:11 -0700 Received: from che-lt-i67131.microchip.com (10.10.85.11) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Mon, 24 Jun 2024 21:36:04 -0700 From: Manikandan Muralidharan To: , , , , , , , , , , , , , CC: Subject: [PATCH v2 5/5] dt-bindings: pinctrl: Convert Atmel PIO3 pinctrl to json-schema Date: Tue, 25 Jun 2024 10:05:25 +0530 Message-ID: <20240625043525.279711-6-manikandan.m@microchip.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240625043525.279711-1-manikandan.m@microchip.com> References: <20240625043525.279711-1-manikandan.m@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Convert Atmel PIO3 pinctrl binding document to DT schema format json-schema. Signed-off-by: Manikandan Muralidharan Acked-by: Linus Walleij --- changes in v2: - Fix bot errors by fixing issues in 4/5=20 - remove qoutes from $ref --- .../bindings/pinctrl/atmel,at91-pinctrl.txt | 178 ---------------- .../pinctrl/atmel,at91rm9200-pinctrl.yaml | 194 ++++++++++++++++++ 2 files changed, 194 insertions(+), 178 deletions(-) delete mode 100644 Documentation/devicetree/bindings/pinctrl/atmel,at91-pi= nctrl.txt create mode 100644 Documentation/devicetree/bindings/pinctrl/atmel,at91rm9= 200-pinctrl.yaml diff --git a/Documentation/devicetree/bindings/pinctrl/atmel,at91-pinctrl.t= xt b/Documentation/devicetree/bindings/pinctrl/atmel,at91-pinctrl.txt deleted file mode 100644 index 0aa1a53012d6..000000000000 --- a/Documentation/devicetree/bindings/pinctrl/atmel,at91-pinctrl.txt +++ /dev/null @@ -1,178 +0,0 @@ -* Atmel AT91 Pinmux Controller - -The AT91 Pinmux Controller, enables the IC -to share one PAD to several functional blocks. The sharing is done by -multiplexing the PAD input/output signals. For each PAD there are up to -8 muxing options (called periph modes). Since different modules require -different PAD settings (like pull up, keeper, etc) the controller controls -also the PAD settings parameters. - -Please refer to pinctrl-bindings.txt in this directory for details of the -common pinctrl bindings used by client devices, including the meaning of t= he -phrase "pin configuration node". - -Atmel AT91 pin configuration node is a node of a group of pins which can be -used for a specific device or function. This node represents both mux and = config -of the pins in that group. The 'pins' selects the function mode(also named= pin -mode) this pin can work on and the 'config' configures various pad settings -such as pull-up, multi drive, etc. - -Required properties for iomux controller: -- compatible: "atmel,at91rm9200-pinctrl" or "atmel,at91sam9x5-pinctrl" - or "atmel,sama5d3-pinctrl" or "microchip,sam9x60-pinctrl" - or "microchip,sam9x7-pinctrl", "microchip,sam9x60-pinctrl" -- atmel,mux-mask: array of mask (periph per bank) to describe if a pin can= be - configured in this periph mode. All the periph and bank need to be descr= ibe. - -How to create such array: - -Each column will represent the possible peripheral of the pinctrl -Each line will represent a pio bank - -Take an example on the 9260 -Peripheral: 2 ( A and B) -Bank: 3 (A, B and C) -=3D> - - /* A B */ - 0xffffffff 0xffc00c3b /* pioA */ - 0xffffffff 0x7fff3ccf /* pioB */ - 0xffffffff 0x007fffff /* pioC */ - -For each peripheral/bank we will describe in a u32 if a pin can be -configured in it by putting 1 to the pin bit (1 << pin) - -Let's take the pioA on peripheral B -From the datasheet Table 10-2. -Peripheral B -PA0 MCDB0 -PA1 MCCDB -PA2 -PA3 MCDB3 -PA4 MCDB2 -PA5 MCDB1 -PA6 -PA7 -PA8 -PA9 -PA10 ETX2 -PA11 ETX3 -PA12 -PA13 -PA14 -PA15 -PA16 -PA17 -PA18 -PA19 -PA20 -PA21 -PA22 ETXER -PA23 ETX2 -PA24 ETX3 -PA25 ERX2 -PA26 ERX3 -PA27 ERXCK -PA28 ECRS -PA29 ECOL -PA30 RXD4 -PA31 TXD4 - -=3D> 0xffc00c3b - -Required properties for pin configuration node: -- atmel,pins: 4 integers array, represents a group of pins mux and config - setting. The format is atmel,pins =3D . - The PERIPH 0 means gpio, PERIPH 1 is periph A, PERIPH 2 is periph B... - PIN_BANK 0 is pioA, PIN_BANK 1 is pioB... - -Bits used for CONFIG: -PULL_UP (1 << 0): indicate this pin needs a pull up. -MULTIDRIVE (1 << 1): indicate this pin needs to be configured as multi-dri= ve. - Multi-drive is equivalent to open-drain type output. -DEGLITCH (1 << 2): indicate this pin needs deglitch. -PULL_DOWN (1 << 3): indicate this pin needs a pull down. -DIS_SCHMIT (1 << 4): indicate this pin needs to the disable schmitt trigge= r. -DRIVE_STRENGTH (3 << 5): indicate the drive strength of the pin using the - following values: - 00 - No change (reset state value kept) - 01 - Low - 10 - Medium - 11 - High -OUTPUT (1 << 7): indicate this pin need to be configured as an output. -OUTPUT_VAL (1 << 8): output val (1 =3D high, 0 =3D low) -SLEWRATE (1 << 9): slew rate of the pin: 0 =3D disable, 1 =3D enable -DEBOUNCE (1 << 16): indicate this pin needs debounce. -DEBOUNCE_VAL (0x3fff << 17): debounce value. - -NOTE: -Some requirements for using atmel,at91rm9200-pinctrl binding: -1. We have pin function node defined under at91 controller node to represe= nt - what pinmux functions this SoC supports. -2. The driver can use the function node's name and pin configuration node's - name describe the pin function and group hierarchy. - For example, Linux at91 pinctrl driver takes the function node's name - as the function name and pin configuration node's name as group name to - create the map table. -3. Each pin configuration node should have a phandle, devices can set pins - configurations by referring to the phandle of that pin configuration no= de. -4. The gpio controller must be describe in the pinctrl simple-bus. - -For each bank the required properties are: -- compatible: "atmel,at91sam9x5-gpio" or "atmel,at91rm9200-gpio" or - "microchip,sam9x60-gpio" - or "microchip,sam9x7-gpio", "microchip,sam9x60-gpio", "atmel,at91rm9200-= gpio" -- reg: physical base address and length of the controller's registers -- interrupts: interrupt outputs from the controller -- interrupt-controller: marks the device node as an interrupt controller -- #interrupt-cells: should be 2; refer to ../interrupt-controller/interrup= ts.txt - for more details. -- gpio-controller -- #gpio-cells: should be 2; the first cell is the GPIO number and the seco= nd - cell specifies GPIO flags as defined in . -- clocks: bank clock - -Examples: - -pinctrl@fffff400 { - #address-cells =3D <1>; - #size-cells =3D <1>; - ranges; - compatible =3D "atmel,at91rm9200-pinctrl", "simple-bus"; - reg =3D <0xfffff400 0x600>; - - pioA: gpio@fffff400 { - compatible =3D "atmel,at91sam9x5-gpio"; - reg =3D <0xfffff400 0x200>; - interrupts =3D <2 IRQ_TYPE_LEVEL_HIGH 1>; - #gpio-cells =3D <2>; - gpio-controller; - interrupt-controller; - #interrupt-cells =3D <2>; - clocks =3D <&pmc PMC_TYPE_PERIPHERAL 2>; - }; - - atmel,mux-mask =3D < - /* A B */ - 0xffffffff 0xffc00c3b /* pioA */ - 0xffffffff 0x7fff3ccf /* pioB */ - 0xffffffff 0x007fffff /* pioC */ - >; - - /* shared pinctrl settings */ - dbgu { - pinctrl_dbgu: dbgu-0 { - atmel,pins =3D - <1 14 0x1 0x0 /* PB14 periph A */ - 1 15 0x1 0x1>; /* PB15 periph A with pullup */ - }; - }; -}; - -dbgu: serial@fffff200 { - compatible =3D "atmel,at91sam9260-usart"; - reg =3D <0xfffff200 0x200>; - interrupts =3D <1 4 7>; - pinctrl-names =3D "default"; - pinctrl-0 =3D <&pinctrl_dbgu>; -}; diff --git a/Documentation/devicetree/bindings/pinctrl/atmel,at91rm9200-pin= ctrl.yaml b/Documentation/devicetree/bindings/pinctrl/atmel,at91rm9200-pinc= trl.yaml new file mode 100644 index 000000000000..0ed71e22384c --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/atmel,at91rm9200-pinctrl.ya= ml @@ -0,0 +1,194 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/atmel,at91rm9200-pinctrl.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Microchip PIO3 Pinmux Controller + +maintainers: + - Manikandan Muralidharan + +description: + The AT91 Pinmux Controller, enables the IC to share one PAD to several + functional blocks. The sharing is done by multiplexing the PAD input/out= put + signals. For each PAD there are up to 8 muxing options (called periph mo= des). + Since different modules require different PAD settings (like pull up, ke= eper, + etc) the controller controls also the PAD settings parameters. + +properties: + compatible: + oneOf: + - items: + - enum: + - atmel,at91rm9200-pinctrl + - atmel,at91sam9x5-pinctrl + - atmel,sama5d3-pinctrl + - microchip,sam9x60-pinctrl + - const: simple-mfd + - items: + - enum: + - microchip,sam9x7-pinctrl + - const: microchip,sam9x60-pinctrl + - const: simple-mfd + + '#address-cells': + const: 1 + + '#size-cells': + const: 1 + + ranges: true + + atmel,mux-mask: + $ref: /schemas/types.yaml#/definitions/uint32-matrix + description: | + Array of mask (periph per bank) to describe if a pin can be + configured in this periph mode. All the periph and bank need to + be described. + + #How to create such array: + + Each column will represent the possible peripheral of the pinctrl + Each line will represent a pio bank + + #Example: + + In at91sam9260.dtsi, + Peripheral: 2 ( A and B) + Bank: 3 (A, B and C) + + # A B + 0xffffffff 0xffc00c3b # pioA + 0xffffffff 0x7fff3ccf # pioB + 0xffffffff 0x007fffff # pioC + + For each peripheral/bank we will describe in a u32 if a pin can be + configured in it by putting 1 to the pin bit (1 << pin) + + Let's take the pioA on peripheral B whose value is 0xffc00c3b + From the datasheet Table 10-2. + Peripheral B + PA0 MCDB0 + PA1 MCCDB + PA2 + PA3 MCDB3 + PA4 MCDB2 + PA5 MCDB1 + PA6 + PA7 + PA8 + PA9 + PA10 ETX2 + PA11 ETX3 + PA12 + PA13 + PA14 + PA15 + PA16 + PA17 + PA18 + PA19 + PA20 + PA21 + PA22 ETXER + PA23 ETX2 + PA24 ETX3 + PA25 ERX2 + PA26 ERX3 + PA27 ERXCK + PA28 ECRS + PA29 ECOL + PA30 RXD4 + PA31 TXD4 + +patternProperties: + '^[a-z0-9-_]+$': + description: + A pinctrl node should contain at least one subnode representing the + pinctrl group available on the machine. + additionalProperties: false + + patternProperties: + '^[a-z0-9-_]+$': + type: object + properties: + atmel,pins: + $ref: /schemas/types.yaml#/definitions/uint32-matrix + description: | + Each entry consists of 4 integers and represents the pins + mux and config setting.The format is + atmel,pins =3D . + Supported pin number and mux varies for different SoCs, and + are defined in . + items: + items: + - description: + Pin bank + - description: + Pin bank index + - description: + Peripheral function + - description: + Pad configuration + + required: + - atmel,pins + + additionalProperties: false + + 'gpio@[0-9a-f]*$': + $ref: "/schemas/gpio/atmel,at91rm9200-gpio.yaml" + unevaluatedProperties: false + +allOf: + - $ref: pinctrl.yaml# + +required: + - compatible + - ranges + - "#address-cells" + - "#size-cells" + - atmel,mux-mask + +additionalProperties: false + +examples: + - | + #include + #include + #include + + pinctrl@fffff400 { + #address-cells =3D <1>; + #size-cells =3D <1>; + compatible =3D "atmel,at91rm9200-pinctrl", "simple-mfd"; + ranges =3D <0xfffff400 0xfffff400 0x600>; + + atmel,mux-mask =3D < + /* A B */ + 0xffffffff 0xffc00c3b /* pioA */ + 0xffffffff 0x7fff3ccf /* pioB */ + 0xffffffff 0x007fffff /* pioC */ + >; + + dbgu { + pinctrl_dbgu: dbgu-0 { + atmel,pins =3D + ; + }; + }; + + pioA: gpio@fffff400 { + compatible =3D "atmel,at91rm9200-gpio"; + reg =3D <0xfffff400 0x200>; + interrupts =3D <2 IRQ_TYPE_LEVEL_HIGH 1>; + #gpio-cells =3D <2>; + gpio-controller; + interrupt-controller; + #interrupt-cells =3D <2>; + clocks =3D <&pmc PMC_TYPE_PERIPHERAL 2>; + }; + }; +... --=20 2.25.1