From nobody Wed Dec 17 17:39:14 2025 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1C981137767 for ; Mon, 24 Jun 2024 10:55:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719226555; cv=none; b=TDFECj8qxIbEXuF22zrs2en5AmAqT2RX6QzCX9j9Os9etpvTSF8piF0y3xOQlbMK1270YaaRcOyJRyiFP+WNmQ32KdJI8+rbbiahGTYeQZuESAsMWQVS5jgGKDpJPCRwPtF9Gd8Diw8ZrPG1o/gTprLaM8QIAjIzbVeRfeycymc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719226555; c=relaxed/simple; bh=R2uw2dMuYl7zwil88qF/x4d4ebApqZzOu7SwAH6k4Iw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=AA8Fv7cXiuTmCmFo7pR9cPmlgs7XYBCvoDuaoJSFZotdiTUkm6M15dst5J+ZxRvs33OwEIA9QY+iupbsM8QRSU9g29bO1Q6mj8Pp5qPW/cnh0q4oQvsWBwi0ocBFQxSUBTna8A68QpKLouDEyOmg2hzB9QvSUjF/jASe9akciv0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=TiOxpPKK; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="TiOxpPKK" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-424720e73e0so36802825e9.0 for ; Mon, 24 Jun 2024 03:55:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1719226551; x=1719831351; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=VEwavVao0Gsfb/DgVDyGw6ByYlqqESQWmuX31QFD0oQ=; b=TiOxpPKKykbEbmZCGTMI2C6cyHKtvc0fSCLnPlks+ssTtoyCiTOVgdZz+TzsRFlvt1 OC05H+FpG/+eGymFDxSlUpXzl48NyQEJ0LXJToZ/NHKVj1lj8PZVLE4cq7M99wnyDxZW xShyEgPXKmww6L2o9XvEjy2Ojb8N+J7BT7Nk2EvPBg+tNVl2GK7GjVAVSqikhcHLJ8Wu DScpZxinKFGh3WaemyC7s9Vvb4CvmijIxb1hIo86ZlLjkw65wcsjUnaQ7WWW+MtiV2Hn L21C4zvWR41u8WmQ0t+fFIhZAR9VWqE1keT+y8hLzzrwEBi/hcCMFoqMddK0rvmD/xM1 wIOQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1719226551; x=1719831351; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=VEwavVao0Gsfb/DgVDyGw6ByYlqqESQWmuX31QFD0oQ=; b=Fg8wfyAsjm2PsaK7FNXKlgwY4ZCvE1XTubsjwyx62cn+d3tIPxPCyf4lufxbnATa9E 8F7BKhdfezuxUCeQQh1ZglJqEfhWHgzvSgXh1KDyF0PKqVvGuO/cpyc+vvouVuDq99kA 3fgw7oJ8XujFesVODFt07YjHIgra3HyjrUpEwVzgAuaD6yQfEpGfsKaX+Ij6aU3+HTD4 Ea1KE5hIQeYg6JnmsA44YdF3Hu12u9lu0ohY6Q9cnga/q+dsgxCOlyVNymKd6cFHilne Nz4LZzObjOX1MzryunsZGb7rhtmxOEvUs5B3PZJx1uxbAbSCe5aHaMVJYafu8fRXD9cn KX2g== X-Forwarded-Encrypted: i=1; AJvYcCWANdDwG81SrqE6iSRxgR63P9fF3QQHzoVOdqs+FgDL5Rbct6GsYD3dksntQmTiDero11kBR3KEwXupbpHoNUVerH6YQLTHymDcYFdD X-Gm-Message-State: AOJu0YxsQwFgL+8rNUDcb4ioQKLXJd85rN/T15kGbkjM9J50+Cn1WwK1 tZRPg05fhh9E5TmS189dDajFS//rZC6j7FJ/cxiaonCtxxe/TJB0zlPbGP4n+Mo= X-Google-Smtp-Source: AGHT+IHL8HuFJolUEGriM0+9J6rrdoOcoFZWMtcDA+8ARtXB4bGhew2DEEWtm+E1J0iUkMu80/KmFw== X-Received: by 2002:a05:600c:2902:b0:421:79a1:bd16 with SMTP id 5b1f17b1804b1-4248b958d16mr32380715e9.16.1719226551385; Mon, 24 Jun 2024 03:55:51 -0700 (PDT) Received: from [192.168.1.195] ([5.133.47.210]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4247d208b6bsm172479595e9.32.2024.06.24.03.55.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 24 Jun 2024 03:55:50 -0700 (PDT) From: Srinivas Kandagatla Date: Mon, 24 Jun 2024 11:55:31 +0100 Subject: [PATCH 2/3] dt-bindings: clock: Add x1e80100 LPASSCC reset controller Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20240624-x1e-swr-reset-v1-2-da326d0733d4@linaro.org> References: <20240624-x1e-swr-reset-v1-0-da326d0733d4@linaro.org> In-Reply-To: <20240624-x1e-swr-reset-v1-0-da326d0733d4@linaro.org> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Srinivas Kandagatla X-Mailer: b4 0.12.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=980; i=srinivas.kandagatla@linaro.org; h=from:subject:message-id; bh=R2uw2dMuYl7zwil88qF/x4d4ebApqZzOu7SwAH6k4Iw=; b=owEBbQGS/pANAwAKAXqh/VnHNFU3AcsmYgBmeVC0pa4r/wnl6+83Pu7ZqWVv22Lwlgwa0aJaX 7tuFwdb7EeJATMEAAEKAB0WIQQi509axvzi9vce3Y16of1ZxzRVNwUCZnlQtAAKCRB6of1ZxzRV Nz7GB/0QPxEluIUaDDM138y3z3f6S2tpr4WD3cbTq2bIeL9XK4xQdTikR9Ocrf8XO59tWttJJqI GKm0h+JjeG+h9NtDTQefDSUe2PmkLhqfxWVmCfaBVLW027zQRfJ3g7GdDuOmDusFchAyrrmvs5o 7R/anlK9U6q9ZExN8Na02g8MsfA4ye+KLSiYicMw8G5slFhot+p4C+G0bJiu4OtfyLJF/mL8Tb0 xD8BWnZeiJEAbsGTIKk07lP4JGiZPQlf4U41Mt6n21ENvVW7+BXm24N5wPZk8yNC2Q252fSIDP8 Gt9Jo4PalG73TPXQaVWZnOgn4WJHB0escY5+q8QjZyD7Nd+F X-Developer-Key: i=srinivas.kandagatla@linaro.org; a=openpgp; fpr=ED6472765AB36EC43B3EF97AD77E3FC0562560D6 X1E80100 LPASS (Low Power Audio Subsystem) clock controller provides reset support when it is under the control of Q6DSP. Add x1e80100 compatible to the existing sc8280xp as these reset controllers have same reg layout and compatible. Signed-off-by: Srinivas Kandagatla --- Documentation/devicetree/bindings/clock/qcom,sc8280xp-lpasscc.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/clock/qcom,sc8280xp-lpasscc.= yaml b/Documentation/devicetree/bindings/clock/qcom,sc8280xp-lpasscc.yaml index 1565252be672..a576cb895bed 100644 --- a/Documentation/devicetree/bindings/clock/qcom,sc8280xp-lpasscc.yaml +++ b/Documentation/devicetree/bindings/clock/qcom,sc8280xp-lpasscc.yaml @@ -22,6 +22,7 @@ properties: - qcom,sc8280xp-lpassaudiocc - qcom,sc8280xp-lpasscc - qcom,x1e80100-lpassaudiocc + - qcom,x1e80100-lpasscc =20 reg: maxItems: 1 --=20 2.25.1