From nobody Thu Dec 18 12:13:46 2025 Received: from mail-ej1-f46.google.com (mail-ej1-f46.google.com [209.85.218.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1D42B16D9AF for ; Fri, 21 Jun 2024 08:42:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1718959367; cv=none; b=ZqmhjeVN3dy4vvZtJRHYsLjK+GEGXKEGwL6WSZqx6Qt8FZDPf2K9/CCbGBe9eIiEILJGWFUnK/bVgZtBL8sRvzP1BAX7fnglVaq4nntDASCfqSw828RnpuXc9Hfey7uxUAUcDgjqmL8e+bD83s+8ihhC9A4Tpbw9UCiqSPUqZx8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1718959367; c=relaxed/simple; bh=MXze1jYhMoTsEY/3pcrZXiANxHEYX2GyfL/uAm0J2gc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=G/BLeFSjLGn6rvPEcs1grXXND5dradAV7h7ZcCe3p0O3PZPQNgR0gKC8yqaCG021lCJVpgaArPOOvRE0ovqH21GvxT3Phw7Oe8EfC81W+E4XVkHM7PKtmHgIUrnNGGd/1wN/iq6JSOdmOeqCf4x1Zrx12QOBIE/fpl0X2ufGRzc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=fairphone.com; spf=pass smtp.mailfrom=fairphone.com; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b=VlLeZunb; arc=none smtp.client-ip=209.85.218.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=fairphone.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=fairphone.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b="VlLeZunb" Received: by mail-ej1-f46.google.com with SMTP id a640c23a62f3a-a6efe62f583so170714766b.3 for ; Fri, 21 Jun 2024 01:42:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=fairphone.com; s=fair; t=1718959364; x=1719564164; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=b4+yRhm1PhnikZc9N9ZBukPjQZ2cT5ihzYpC2iXD0qs=; b=VlLeZunbnUMaxmoA27df+0FmEF/MgT3hJAWJs1BjAsyn4IX+olptoqmCEAPD4Ifwgs 6aNy/dpfmlupV299jC1Q4PQQlGKgynDR5O3fOfS/R3LyzDp9vXZPAIlm+5H4uPaRtXO7 Di+d+tC+6wWFFuCDNAA6hRX+LMkWqWBASnwjTVhMO2eH1YoI4lOKIRAtMxFTyGGcp+S5 hRb7XvCH90RaLJ6d9piFKpt/BK1kBE1akaCA8q5Sxxn3GivxxkXYD/EPprKiZ71oM24h r2gR4rfY+DI7C5AjCi6ShdoeWVcc3GzRugtT3nhbBgA6Gm9+y0K4gBTIdb76jF1QSEWe pHvQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1718959364; x=1719564164; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=b4+yRhm1PhnikZc9N9ZBukPjQZ2cT5ihzYpC2iXD0qs=; b=bWVxAa8R5rkeeuozqmGeoD6Y+Epngr546Ngp9cVq91sVUAoS9TwoknjvtJCiVv45jK o7Xfiv3dEvDi6ceiRREAUv/GsCVSLaUcMHPCrzxm56CsgZpyBeGTGrGxtAA+TdJUZoql oLI5jIuq3oLtwIqJSsAbjswWo3LNAo7qSZsj+bxl+9AXFdVSCWSrNvQ4UX1CtPNbYqLK HP8kAikQHke1DLWfdoO9xv64wHWvitd9fbispf1w5O5nLaBmUbmE4vtmPDQYzrzXJAdD aAK2NeFcMgMVNJdheH15KQJq8ONf+423NdbgAcJXcD9orGCHg1ovq4pVCy93hLhy0PC0 +L5A== X-Forwarded-Encrypted: i=1; AJvYcCVhZt8v7bqCZEAOoXKGbhwQzl4B798f3MpXxSpWqnN5qpFEdtt0n8zRAn71rZ4FeDqMt543VkTiY/eJ8+AWXR5xLquvt+LrAiR3oC89 X-Gm-Message-State: AOJu0Yw2GshAKB01p3M9pqx0JKLIw2vPgIXxcmzSRqgEP0Lyjb1NZ+Qu quFrVuqRoJeUD1qqWEQiy+/shIInJOP8gmY1x7Nc1iIYT2fGIVul4wjQfuhtLjQ= X-Google-Smtp-Source: AGHT+IHcVAM+IYi7NlP7CfEpTXJ4AGSH/yE2THP3P3A5u6UEjpRFon9GIcJXDLvT+Dj+ETlt7yQjbg== X-Received: by 2002:a17:907:a584:b0:a6f:4e0e:8689 with SMTP id a640c23a62f3a-a6fab6071b9mr491875166b.13.1718959364532; Fri, 21 Jun 2024 01:42:44 -0700 (PDT) Received: from [100.64.0.4] (144-178-202-138.static.ef-service.nl. [144.178.202.138]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a6fcf428c18sm58993166b.24.2024.06.21.01.42.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 21 Jun 2024 01:42:44 -0700 (PDT) From: Luca Weiss Date: Fri, 21 Jun 2024 10:42:30 +0200 Subject: [PATCH 1/2] arm64: dts: qcom: sm7225-fairphone-fp4: Configure PM8008 regulators Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20240621-fp4-fp5-pm8008-v1-1-dbedcd6f00f1@fairphone.com> References: <20240621-fp4-fp5-pm8008-v1-0-dbedcd6f00f1@fairphone.com> In-Reply-To: <20240621-fp4-fp5-pm8008-v1-0-dbedcd6f00f1@fairphone.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: ~postmarketos/upstreaming@lists.sr.ht, phone-devel@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Luca Weiss X-Mailer: b4 0.14.0 PM8008 regulators are used for the cameras found on FP4. Configure the chip and its voltages. Signed-off-by: Luca Weiss Reviewed-by: Dmitry Baryshkov --- arch/arm64/boot/dts/qcom/sm7225-fairphone-fp4.dts | 109 ++++++++++++++++++= +++- 1 file changed, 108 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/qcom/sm7225-fairphone-fp4.dts b/arch/arm64= /boot/dts/qcom/sm7225-fairphone-fp4.dts index 6d7ab931e56b..a74f3ac09a5e 100644 --- a/arch/arm64/boot/dts/qcom/sm7225-fairphone-fp4.dts +++ b/arch/arm64/boot/dts/qcom/sm7225-fairphone-fp4.dts @@ -117,6 +117,25 @@ active-config0 { }; }; }; + + pm8008-thermal { + polling-delay-passive =3D <100>; + thermal-sensors =3D <&pm8008>; + + trips { + trip0 { + temperature =3D <95000>; + hysteresis =3D <0>; + type =3D "passive"; + }; + + trip1 { + temperature =3D <115000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; }; }; =20 @@ -404,7 +423,79 @@ &i2c8 { }; =20 &i2c10 { - /* PM8008 PMIC @ 8 and 9 */ + clock-frequency =3D <400000>; + status =3D "okay"; + + pm8008: pmic@8 { + compatible =3D "qcom,pm8008"; + reg =3D <0x8>; + + interrupts-extended =3D <&tlmm 59 IRQ_TYPE_EDGE_RISING>; + reset-gpios =3D <&tlmm 58 GPIO_ACTIVE_LOW>; + + vdd-l1-l2-supply =3D <&vreg_s8e>; + vdd-l3-l4-supply =3D <&vreg_bob>; + vdd-l5-supply =3D <&vreg_bob>; + vdd-l6-supply =3D <&vreg_s2a>; + vdd-l7-supply =3D <&vreg_bob>; + + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pm8008_default>; + + gpio-controller; + #gpio-cells =3D <2>; + gpio-ranges =3D <&pm8008 0 0 2>; + + interrupt-controller; + #interrupt-cells =3D <2>; + + #thermal-sensor-cells =3D <0>; + + regulators { + vreg_l1p: ldo1 { + regulator-name =3D "vreg_l1p"; + regulator-min-microvolt =3D <528000>; + regulator-max-microvolt =3D <1200000>; + }; + + vreg_l2p: ldo2 { + regulator-name =3D "vreg_l2p"; + regulator-min-microvolt =3D <528000>; + regulator-max-microvolt =3D <1200000>; + }; + + vreg_l3p: ldo3 { + regulator-name =3D "vreg_l3p"; + regulator-min-microvolt =3D <1500000>; + regulator-max-microvolt =3D <2800000>; + }; + + vreg_l4p: ldo4 { + regulator-name =3D "vreg_l4p"; + regulator-min-microvolt =3D <1500000>; + regulator-max-microvolt =3D <2904000>; + }; + + vreg_l5p: ldo5 { + regulator-name =3D "vreg_l5p"; + regulator-min-microvolt =3D <1500000>; + regulator-max-microvolt =3D <2900000>; + }; + + vreg_l6p: ldo6 { + regulator-name =3D "vreg_l6p"; + regulator-min-microvolt =3D <1500000>; + regulator-max-microvolt =3D <1800000>; + }; + + vreg_l7p: ldo7 { + regulator-name =3D "vreg_l7p"; + regulator-min-microvolt =3D <1500000>; + regulator-max-microvolt =3D <3140000>; + }; + }; + }; + /* PX8618 @ 26 */ /* SMB1395 PMIC @ 34 */ /* awinic,aw8695 @ 5a */ @@ -717,6 +808,22 @@ qup_uart1_sleep_tx: qup-uart1-sleep-tx-state { */ bias-pull-up; }; + + pm8008_default: pm8008-default-state { + int-pins { + pins =3D "gpio59"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-down; + }; + + reset-n-pins { + pins =3D "gpio58"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + }; }; =20 &uart1 { --=20 2.45.2