From nobody Thu Dec 18 21:52:20 2025 Received: from mail-pl1-f178.google.com (mail-pl1-f178.google.com [209.85.214.178]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3DF921B5AA for ; Fri, 14 Jun 2024 14:55:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.178 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1718376930; cv=none; b=iUQqfBTujnX4lp++KCtLZrrLHrMii+bY6MmaXX/SZyYEoF3SR4b642UFcvtfGzVdLihykBq9dThsVJDmf1CvBrlW2PpBsiGGlmkPLhJ3vq/ai2v5zrfEC+bQzLrb6ZYj+lwFsZnhHzk4I9HQPPrDs+lM+RlWXu8/gctQNRtYxsk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1718376930; c=relaxed/simple; bh=UGJNnz9tH/RRDDOX5kNxqeU7WVH1RWbdzimzYR4B1+M=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version:Content-Type; b=TtGuG/C6jEugXKKZtgnRytuZAOpJNLO48QYEVFMNIOVc1Jt1IOhpNzbe+lUyh7HrczaT6lQ+pWciEpf86+TGskfpo7dLyIaedEZW3QUfOpVZ6fEMzNcKlzGqI/EjN+IKm/LL870sDQhZbgEZXWPJkSiDFd6rS80hm5rMO4yumuE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=huaqin.corp-partner.google.com; spf=pass smtp.mailfrom=huaqin.corp-partner.google.com; dkim=pass (2048-bit key) header.d=huaqin-corp-partner-google-com.20230601.gappssmtp.com header.i=@huaqin-corp-partner-google-com.20230601.gappssmtp.com header.b=bAVabOcx; arc=none smtp.client-ip=209.85.214.178 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=huaqin.corp-partner.google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=huaqin.corp-partner.google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=huaqin-corp-partner-google-com.20230601.gappssmtp.com header.i=@huaqin-corp-partner-google-com.20230601.gappssmtp.com header.b="bAVabOcx" Received: by mail-pl1-f178.google.com with SMTP id d9443c01a7336-1f6da06ba24so20620955ad.2 for ; Fri, 14 Jun 2024 07:55:27 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=huaqin-corp-partner-google-com.20230601.gappssmtp.com; s=20230601; t=1718376926; x=1718981726; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=pHANt5Cp32RfFp4d5eI3jM3mJir3iiGlkrgVrQmmRTc=; b=bAVabOcxnn82/pm0RCx5vOsjxiV6rRS12vBINx/groNMwOb2v3PJn2rvb4s0HcJ7lR 85IxTKU35h0NeAyysOKF9lUCJu833z9zXkf9ekofRG34t+PteQZjhYojt4wnb9bjVfTk 0xw1vhAKHoeqoqwXh+Yi2kYqcFI10lscddS+XsUz0bJHF3t0/cXUf4AYneccMUwRIPx/ mnJqlEuHv4I742+SK+n0hwSbpN3bVKTsIxx2sSm3UdW91DyzcLHYe56g2lkHb35s5lj2 sAuBQpU8arlz5MybokC+n33Yls+thBIcVgBUG4cpji5+SHdXaE7tznyzQKJ5wEsDazBy Vk1Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1718376926; x=1718981726; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=pHANt5Cp32RfFp4d5eI3jM3mJir3iiGlkrgVrQmmRTc=; b=NTTjPr1SiOTbfBrVRDnsehhJ4B3p/+WMhRiegL8QCcu6oAgisLCl6jOFDvhyD2lK5h PfPiJ37eUnWOtxW/LspOQoKaUtf6w6VYq2mUoHdazlpgq8dT4wRH6ZuY080Q2UArPDOY 1JJAlHBVulnVNhRwqKKXdhN9gwA3TA/avtfoZFYUPl7NKT1W6cvZoVoRZG0cs0ONqOUm tNsAGI3C3IHPKDmazA+sT/2nPmxHxzIcXP6yqk3h067OTrl/r5c+yCFLGWevLNjD592B af9894AKUaA142wn/OasXgpzt7QJV0Xevju0y3hXKlkS+E/c/QkQEhJtuX/HVgtu4Kkx H6gA== X-Forwarded-Encrypted: i=1; AJvYcCWp8pvWhezvxcfeC/g9wBSUX4VY80Lt3J7w5OogtNamdcDB7VLTQt9fNQHgmOzdFEPY+v0AhgMVIil5lSxgXIxXcdb7rANXK80KcMi0 X-Gm-Message-State: AOJu0Ywe1OzERtCik/H8Uhmu96IHcUp7nawovQ6DE8WEIzyBzPw5sxjz 8P3cBgtqy7T7AX7Mk/FStZvp7byX/DqO+bdrYe8MB6GIz/oPZvtKI5BEKZxjP+Y= X-Google-Smtp-Source: AGHT+IHXI7hhY7GcZM0vfQ0eA3rCcJfu63ixfC08tYuGiX+WVtVYkfBYVwLJZhldqXvAuuzh48TWkA== X-Received: by 2002:a17:902:e5c2:b0:1f6:7f05:8c0e with SMTP id d9443c01a7336-1f8625c1757mr34926575ad.2.1718376926376; Fri, 14 Jun 2024 07:55:26 -0700 (PDT) Received: from lvzhaoxiong-KLVC-WXX9.huaqin.com ([116.66.212.162]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-1f855e739b7sm32914495ad.93.2024.06.14.07.55.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 14 Jun 2024 07:55:25 -0700 (PDT) From: Zhaoxiong Lv To: dmitry.torokhov@gmail.com, robh@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, jikos@kernel.org, benjamin.tissoires@redhat.co, dianders@google.com, hsinyi@google.com Cc: dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Zhaoxiong Lv Subject: [PATCH v3 1/4] drm/panel: jd9365da: Modify the method of sending commands Date: Fri, 14 Jun 2024 22:55:07 +0800 Message-Id: <20240614145510.22965-2-lvzhaoxiong@huaqin.corp-partner.google.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20240614145510.22965-1-lvzhaoxiong@huaqin.corp-partner.google.com> References: <20240614145510.22965-1-lvzhaoxiong@huaqin.corp-partner.google.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Currently, the init_code of the jd9365da driver is placed in the enable() function and sent, but this seems to take a long time. It takes 17ms to send each instruction (an init code consists of about 200 instructions), so it takes about 3.5s to send the init_code. So we moved the sending of the inti_code to the prepare() function, and each instruction seemed to take only 25=CE=BCs. Signed-off-by: Zhaoxiong Lv --- .../gpu/drm/panel/panel-jadard-jd9365da-h3.c | 781 +++++++++--------- 1 file changed, 393 insertions(+), 388 deletions(-) diff --git a/drivers/gpu/drm/panel/panel-jadard-jd9365da-h3.c b/drivers/gpu= /drm/panel/panel-jadard-jd9365da-h3.c index 4879835fe101..b39f01d7002e 100644 --- a/drivers/gpu/drm/panel/panel-jadard-jd9365da-h3.c +++ b/drivers/gpu/drm/panel/panel-jadard-jd9365da-h3.c @@ -19,17 +19,13 @@ #include #include =20 -#define JD9365DA_INIT_CMD_LEN 2 - -struct jadard_init_cmd { - u8 data[JD9365DA_INIT_CMD_LEN]; -}; +struct jadard; =20 struct jadard_panel_desc { const struct drm_display_mode mode; unsigned int lanes; enum mipi_dsi_pixel_format format; - const struct jadard_init_cmd *init_cmds; + int (*init)(struct jadard *jadard); u32 num_init_cmds; }; =20 @@ -52,21 +48,9 @@ static int jadard_enable(struct drm_panel *panel) { struct device *dev =3D panel->dev; struct jadard *jadard =3D panel_to_jadard(panel); - const struct jadard_panel_desc *desc =3D jadard->desc; struct mipi_dsi_device *dsi =3D jadard->dsi; - unsigned int i; int err; =20 - msleep(10); - - for (i =3D 0; i < desc->num_init_cmds; i++) { - const struct jadard_init_cmd *cmd =3D &desc->init_cmds[i]; - - err =3D mipi_dsi_dcs_write_buffer(dsi, cmd->data, JD9365DA_INIT_CMD_LEN); - if (err < 0) - return err; - } - msleep(120); =20 err =3D mipi_dsi_dcs_exit_sleep_mode(dsi); @@ -117,9 +101,21 @@ static int jadard_prepare(struct drm_panel *panel) msleep(10); =20 gpiod_set_value(jadard->reset, 1); - msleep(120); + msleep(130); + + ret =3D jadard->desc->init(jadard); + if (ret < 0) + goto poweroff; =20 return 0; + +poweroff: + gpiod_set_value(jadard->reset, 0); + /* T6: 2ms */ + usleep_range(1000, 2000); + regulator_disable(jadard->vccio); + + return ret; } =20 static int jadard_unprepare(struct drm_panel *panel) @@ -167,176 +163,181 @@ static const struct drm_panel_funcs jadard_funcs = =3D { .get_modes =3D jadard_get_modes, }; =20 -static const struct jadard_init_cmd radxa_display_8hd_ad002_init_cmds[] = =3D { - { .data =3D { 0xE0, 0x00 } }, - { .data =3D { 0xE1, 0x93 } }, - { .data =3D { 0xE2, 0x65 } }, - { .data =3D { 0xE3, 0xF8 } }, - { .data =3D { 0x80, 0x03 } }, - { .data =3D { 0xE0, 0x01 } }, - { .data =3D { 0x00, 0x00 } }, - { .data =3D { 0x01, 0x7E } }, - { .data =3D { 0x03, 0x00 } }, - { .data =3D { 0x04, 0x65 } }, - { .data =3D { 0x0C, 0x74 } }, - { .data =3D { 0x17, 0x00 } }, - { .data =3D { 0x18, 0xB7 } }, - { .data =3D { 0x19, 0x00 } }, - { .data =3D { 0x1A, 0x00 } }, - { .data =3D { 0x1B, 0xB7 } }, - { .data =3D { 0x1C, 0x00 } }, - { .data =3D { 0x24, 0xFE } }, - { .data =3D { 0x37, 0x19 } }, - { .data =3D { 0x38, 0x05 } }, - { .data =3D { 0x39, 0x00 } }, - { .data =3D { 0x3A, 0x01 } }, - { .data =3D { 0x3B, 0x01 } }, - { .data =3D { 0x3C, 0x70 } }, - { .data =3D { 0x3D, 0xFF } }, - { .data =3D { 0x3E, 0xFF } }, - { .data =3D { 0x3F, 0xFF } }, - { .data =3D { 0x40, 0x06 } }, - { .data =3D { 0x41, 0xA0 } }, - { .data =3D { 0x43, 0x1E } }, - { .data =3D { 0x44, 0x0F } }, - { .data =3D { 0x45, 0x28 } }, - { .data =3D { 0x4B, 0x04 } }, - { .data =3D { 0x55, 0x02 } }, - { .data =3D { 0x56, 0x01 } }, - { .data =3D { 0x57, 0xA9 } }, - { .data =3D { 0x58, 0x0A } }, - { .data =3D { 0x59, 0x0A } }, - { .data =3D { 0x5A, 0x37 } }, - { .data =3D { 0x5B, 0x19 } }, - { .data =3D { 0x5D, 0x78 } }, - { .data =3D { 0x5E, 0x63 } }, - { .data =3D { 0x5F, 0x54 } }, - { .data =3D { 0x60, 0x49 } }, - { .data =3D { 0x61, 0x45 } }, - { .data =3D { 0x62, 0x38 } }, - { .data =3D { 0x63, 0x3D } }, - { .data =3D { 0x64, 0x28 } }, - { .data =3D { 0x65, 0x43 } }, - { .data =3D { 0x66, 0x41 } }, - { .data =3D { 0x67, 0x43 } }, - { .data =3D { 0x68, 0x62 } }, - { .data =3D { 0x69, 0x50 } }, - { .data =3D { 0x6A, 0x57 } }, - { .data =3D { 0x6B, 0x49 } }, - { .data =3D { 0x6C, 0x44 } }, - { .data =3D { 0x6D, 0x37 } }, - { .data =3D { 0x6E, 0x23 } }, - { .data =3D { 0x6F, 0x10 } }, - { .data =3D { 0x70, 0x78 } }, - { .data =3D { 0x71, 0x63 } }, - { .data =3D { 0x72, 0x54 } }, - { .data =3D { 0x73, 0x49 } }, - { .data =3D { 0x74, 0x45 } }, - { .data =3D { 0x75, 0x38 } }, - { .data =3D { 0x76, 0x3D } }, - { .data =3D { 0x77, 0x28 } }, - { .data =3D { 0x78, 0x43 } }, - { .data =3D { 0x79, 0x41 } }, - { .data =3D { 0x7A, 0x43 } }, - { .data =3D { 0x7B, 0x62 } }, - { .data =3D { 0x7C, 0x50 } }, - { .data =3D { 0x7D, 0x57 } }, - { .data =3D { 0x7E, 0x49 } }, - { .data =3D { 0x7F, 0x44 } }, - { .data =3D { 0x80, 0x37 } }, - { .data =3D { 0x81, 0x23 } }, - { .data =3D { 0x82, 0x10 } }, - { .data =3D { 0xE0, 0x02 } }, - { .data =3D { 0x00, 0x47 } }, - { .data =3D { 0x01, 0x47 } }, - { .data =3D { 0x02, 0x45 } }, - { .data =3D { 0x03, 0x45 } }, - { .data =3D { 0x04, 0x4B } }, - { .data =3D { 0x05, 0x4B } }, - { .data =3D { 0x06, 0x49 } }, - { .data =3D { 0x07, 0x49 } }, - { .data =3D { 0x08, 0x41 } }, - { .data =3D { 0x09, 0x1F } }, - { .data =3D { 0x0A, 0x1F } }, - { .data =3D { 0x0B, 0x1F } }, - { .data =3D { 0x0C, 0x1F } }, - { .data =3D { 0x0D, 0x1F } }, - { .data =3D { 0x0E, 0x1F } }, - { .data =3D { 0x0F, 0x5F } }, - { .data =3D { 0x10, 0x5F } }, - { .data =3D { 0x11, 0x57 } }, - { .data =3D { 0x12, 0x77 } }, - { .data =3D { 0x13, 0x35 } }, - { .data =3D { 0x14, 0x1F } }, - { .data =3D { 0x15, 0x1F } }, - { .data =3D { 0x16, 0x46 } }, - { .data =3D { 0x17, 0x46 } }, - { .data =3D { 0x18, 0x44 } }, - { .data =3D { 0x19, 0x44 } }, - { .data =3D { 0x1A, 0x4A } }, - { .data =3D { 0x1B, 0x4A } }, - { .data =3D { 0x1C, 0x48 } }, - { .data =3D { 0x1D, 0x48 } }, - { .data =3D { 0x1E, 0x40 } }, - { .data =3D { 0x1F, 0x1F } }, - { .data =3D { 0x20, 0x1F } }, - { .data =3D { 0x21, 0x1F } }, - { .data =3D { 0x22, 0x1F } }, - { .data =3D { 0x23, 0x1F } }, - { .data =3D { 0x24, 0x1F } }, - { .data =3D { 0x25, 0x5F } }, - { .data =3D { 0x26, 0x5F } }, - { .data =3D { 0x27, 0x57 } }, - { .data =3D { 0x28, 0x77 } }, - { .data =3D { 0x29, 0x35 } }, - { .data =3D { 0x2A, 0x1F } }, - { .data =3D { 0x2B, 0x1F } }, - { .data =3D { 0x58, 0x40 } }, - { .data =3D { 0x59, 0x00 } }, - { .data =3D { 0x5A, 0x00 } }, - { .data =3D { 0x5B, 0x10 } }, - { .data =3D { 0x5C, 0x06 } }, - { .data =3D { 0x5D, 0x40 } }, - { .data =3D { 0x5E, 0x01 } }, - { .data =3D { 0x5F, 0x02 } }, - { .data =3D { 0x60, 0x30 } }, - { .data =3D { 0x61, 0x01 } }, - { .data =3D { 0x62, 0x02 } }, - { .data =3D { 0x63, 0x03 } }, - { .data =3D { 0x64, 0x6B } }, - { .data =3D { 0x65, 0x05 } }, - { .data =3D { 0x66, 0x0C } }, - { .data =3D { 0x67, 0x73 } }, - { .data =3D { 0x68, 0x09 } }, - { .data =3D { 0x69, 0x03 } }, - { .data =3D { 0x6A, 0x56 } }, - { .data =3D { 0x6B, 0x08 } }, - { .data =3D { 0x6C, 0x00 } }, - { .data =3D { 0x6D, 0x04 } }, - { .data =3D { 0x6E, 0x04 } }, - { .data =3D { 0x6F, 0x88 } }, - { .data =3D { 0x70, 0x00 } }, - { .data =3D { 0x71, 0x00 } }, - { .data =3D { 0x72, 0x06 } }, - { .data =3D { 0x73, 0x7B } }, - { .data =3D { 0x74, 0x00 } }, - { .data =3D { 0x75, 0xF8 } }, - { .data =3D { 0x76, 0x00 } }, - { .data =3D { 0x77, 0xD5 } }, - { .data =3D { 0x78, 0x2E } }, - { .data =3D { 0x79, 0x12 } }, - { .data =3D { 0x7A, 0x03 } }, - { .data =3D { 0x7B, 0x00 } }, - { .data =3D { 0x7C, 0x00 } }, - { .data =3D { 0x7D, 0x03 } }, - { .data =3D { 0x7E, 0x7B } }, - { .data =3D { 0xE0, 0x04 } }, - { .data =3D { 0x00, 0x0E } }, - { .data =3D { 0x02, 0xB3 } }, - { .data =3D { 0x09, 0x60 } }, - { .data =3D { 0x0E, 0x2A } }, - { .data =3D { 0x36, 0x59 } }, - { .data =3D { 0xE0, 0x00 } }, +static int radxa_display_8hd_ad002_init_cmds(struct jadard *jadard) +{ + struct mipi_dsi_multi_context dsi_ctx =3D { .dsi =3D jadard->dsi }; + + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xE0, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xE1, 0x93); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xE2, 0x65); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xE3, 0xF8); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x80, 0x03); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xE0, 0x01); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x00, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x01, 0x7E); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x03, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x04, 0x65); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x0C, 0x74); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x17, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x18, 0xB7); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x19, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x1A, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x1B, 0xB7); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x1C, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x24, 0xFE); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x37, 0x19); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x38, 0x05); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x39, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3A, 0x01); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3B, 0x01); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3C, 0x70); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3D, 0xFF); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3E, 0xFF); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3F, 0xFF); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x40, 0x06); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x41, 0xA0); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x43, 0x1E); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x44, 0x0F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x45, 0x28); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x4B, 0x04); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x55, 0x02); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x56, 0x01); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x57, 0xA9); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x58, 0x0A); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x59, 0x0A); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5A, 0x37); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5B, 0x19); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5D, 0x78); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5E, 0x63); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5F, 0x54); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x60, 0x49); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x61, 0x45); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x62, 0x38); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x63, 0x3D); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x64, 0x28); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x65, 0x43); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x66, 0x41); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x67, 0x43); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x68, 0x62); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x69, 0x50); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6A, 0x57); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6B, 0x49); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6C, 0x44); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6D, 0x37); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6E, 0x23); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6F, 0x10); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x70, 0x78); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x71, 0x63); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x72, 0x54); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x73, 0x49); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x74, 0x45); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x75, 0x38); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x76, 0x3D); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x77, 0x28); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x78, 0x43); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x79, 0x41); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7A, 0x43); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7B, 0x62); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7C, 0x50); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7D, 0x57); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7E, 0x49); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7F, 0x44); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x80, 0x37); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x81, 0x23); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x82, 0x10); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xE0, 0x02); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x00, 0x47); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x01, 0x47); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x02, 0x45); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x03, 0x45); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x04, 0x4B); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x05, 0x4B); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x06, 0x49); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x07, 0x49); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x08, 0x41); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x09, 0x1F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x0A, 0x1F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x0B, 0x1F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x0C, 0x1F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x0D, 0x1F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x0E, 0x1F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x0F, 0x5F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x10, 0x5F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x11, 0x57); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x12, 0x77); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x13, 0x35); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x14, 0x1F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x15, 0x1F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x16, 0x46); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x17, 0x46); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x18, 0x44); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x19, 0x44); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x1A, 0x4A); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x1B, 0x4A); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x1C, 0x48); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x1D, 0x48); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x1E, 0x40); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x1F, 0x1F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x20, 0x1F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x21, 0x1F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x22, 0x1F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x23, 0x1F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x24, 0x1F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x25, 0x5F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x26, 0x5F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x27, 0x57); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x28, 0x77); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x29, 0x35); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x2A, 0x1F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x2B, 0x1F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x58, 0x40); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x59, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5A, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5B, 0x10); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5C, 0x06); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5D, 0x40); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5E, 0x01); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5F, 0x02); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x60, 0x30); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x61, 0x01); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x62, 0x02); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x63, 0x03); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x64, 0x6B); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x65, 0x05); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x66, 0x0C); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x67, 0x73); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x68, 0x09); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x69, 0x03); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6A, 0x56); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6B, 0x08); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6C, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6D, 0x04); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6E, 0x04); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6F, 0x88); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x70, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x71, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x72, 0x06); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x73, 0x7B); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x74, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x75, 0xF8); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x76, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x77, 0xD5); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x78, 0x2E); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x79, 0x12); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7A, 0x03); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7B, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7C, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7D, 0x03); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7E, 0x7B); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xE0, 0x04); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x00, 0x0E); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x02, 0xB3); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x09, 0x60); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x0E, 0x2A); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x36, 0x59); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xE0, 0x00); + + return 0; }; =20 static const struct jadard_panel_desc radxa_display_8hd_ad002_desc =3D { @@ -359,205 +360,209 @@ static const struct jadard_panel_desc radxa_display= _8hd_ad002_desc =3D { }, .lanes =3D 4, .format =3D MIPI_DSI_FMT_RGB888, - .init_cmds =3D radxa_display_8hd_ad002_init_cmds, - .num_init_cmds =3D ARRAY_SIZE(radxa_display_8hd_ad002_init_cmds), + .init =3D radxa_display_8hd_ad002_init_cmds, }; =20 -static const struct jadard_init_cmd cz101b4001_init_cmds[] =3D { - { .data =3D { 0xE0, 0x00 } }, - { .data =3D { 0xE1, 0x93 } }, - { .data =3D { 0xE2, 0x65 } }, - { .data =3D { 0xE3, 0xF8 } }, - { .data =3D { 0x80, 0x03 } }, - { .data =3D { 0xE0, 0x01 } }, - { .data =3D { 0x00, 0x00 } }, - { .data =3D { 0x01, 0x3B } }, - { .data =3D { 0x0C, 0x74 } }, - { .data =3D { 0x17, 0x00 } }, - { .data =3D { 0x18, 0xAF } }, - { .data =3D { 0x19, 0x00 } }, - { .data =3D { 0x1A, 0x00 } }, - { .data =3D { 0x1B, 0xAF } }, - { .data =3D { 0x1C, 0x00 } }, - { .data =3D { 0x35, 0x26 } }, - { .data =3D { 0x37, 0x09 } }, - { .data =3D { 0x38, 0x04 } }, - { .data =3D { 0x39, 0x00 } }, - { .data =3D { 0x3A, 0x01 } }, - { .data =3D { 0x3C, 0x78 } }, - { .data =3D { 0x3D, 0xFF } }, - { .data =3D { 0x3E, 0xFF } }, - { .data =3D { 0x3F, 0x7F } }, - { .data =3D { 0x40, 0x06 } }, - { .data =3D { 0x41, 0xA0 } }, - { .data =3D { 0x42, 0x81 } }, - { .data =3D { 0x43, 0x14 } }, - { .data =3D { 0x44, 0x23 } }, - { .data =3D { 0x45, 0x28 } }, - { .data =3D { 0x55, 0x02 } }, - { .data =3D { 0x57, 0x69 } }, - { .data =3D { 0x59, 0x0A } }, - { .data =3D { 0x5A, 0x2A } }, - { .data =3D { 0x5B, 0x17 } }, - { .data =3D { 0x5D, 0x7F } }, - { .data =3D { 0x5E, 0x6B } }, - { .data =3D { 0x5F, 0x5C } }, - { .data =3D { 0x60, 0x4F } }, - { .data =3D { 0x61, 0x4D } }, - { .data =3D { 0x62, 0x3F } }, - { .data =3D { 0x63, 0x42 } }, - { .data =3D { 0x64, 0x2B } }, - { .data =3D { 0x65, 0x44 } }, - { .data =3D { 0x66, 0x43 } }, - { .data =3D { 0x67, 0x43 } }, - { .data =3D { 0x68, 0x63 } }, - { .data =3D { 0x69, 0x52 } }, - { .data =3D { 0x6A, 0x5A } }, - { .data =3D { 0x6B, 0x4F } }, - { .data =3D { 0x6C, 0x4E } }, - { .data =3D { 0x6D, 0x20 } }, - { .data =3D { 0x6E, 0x0F } }, - { .data =3D { 0x6F, 0x00 } }, - { .data =3D { 0x70, 0x7F } }, - { .data =3D { 0x71, 0x6B } }, - { .data =3D { 0x72, 0x5C } }, - { .data =3D { 0x73, 0x4F } }, - { .data =3D { 0x74, 0x4D } }, - { .data =3D { 0x75, 0x3F } }, - { .data =3D { 0x76, 0x42 } }, - { .data =3D { 0x77, 0x2B } }, - { .data =3D { 0x78, 0x44 } }, - { .data =3D { 0x79, 0x43 } }, - { .data =3D { 0x7A, 0x43 } }, - { .data =3D { 0x7B, 0x63 } }, - { .data =3D { 0x7C, 0x52 } }, - { .data =3D { 0x7D, 0x5A } }, - { .data =3D { 0x7E, 0x4F } }, - { .data =3D { 0x7F, 0x4E } }, - { .data =3D { 0x80, 0x20 } }, - { .data =3D { 0x81, 0x0F } }, - { .data =3D { 0x82, 0x00 } }, - { .data =3D { 0xE0, 0x02 } }, - { .data =3D { 0x00, 0x02 } }, - { .data =3D { 0x01, 0x02 } }, - { .data =3D { 0x02, 0x00 } }, - { .data =3D { 0x03, 0x00 } }, - { .data =3D { 0x04, 0x1E } }, - { .data =3D { 0x05, 0x1E } }, - { .data =3D { 0x06, 0x1F } }, - { .data =3D { 0x07, 0x1F } }, - { .data =3D { 0x08, 0x1F } }, - { .data =3D { 0x09, 0x17 } }, - { .data =3D { 0x0A, 0x17 } }, - { .data =3D { 0x0B, 0x37 } }, - { .data =3D { 0x0C, 0x37 } }, - { .data =3D { 0x0D, 0x47 } }, - { .data =3D { 0x0E, 0x47 } }, - { .data =3D { 0x0F, 0x45 } }, - { .data =3D { 0x10, 0x45 } }, - { .data =3D { 0x11, 0x4B } }, - { .data =3D { 0x12, 0x4B } }, - { .data =3D { 0x13, 0x49 } }, - { .data =3D { 0x14, 0x49 } }, - { .data =3D { 0x15, 0x1F } }, - { .data =3D { 0x16, 0x01 } }, - { .data =3D { 0x17, 0x01 } }, - { .data =3D { 0x18, 0x00 } }, - { .data =3D { 0x19, 0x00 } }, - { .data =3D { 0x1A, 0x1E } }, - { .data =3D { 0x1B, 0x1E } }, - { .data =3D { 0x1C, 0x1F } }, - { .data =3D { 0x1D, 0x1F } }, - { .data =3D { 0x1E, 0x1F } }, - { .data =3D { 0x1F, 0x17 } }, - { .data =3D { 0x20, 0x17 } }, - { .data =3D { 0x21, 0x37 } }, - { .data =3D { 0x22, 0x37 } }, - { .data =3D { 0x23, 0x46 } }, - { .data =3D { 0x24, 0x46 } }, - { .data =3D { 0x25, 0x44 } }, - { .data =3D { 0x26, 0x44 } }, - { .data =3D { 0x27, 0x4A } }, - { .data =3D { 0x28, 0x4A } }, - { .data =3D { 0x29, 0x48 } }, - { .data =3D { 0x2A, 0x48 } }, - { .data =3D { 0x2B, 0x1F } }, - { .data =3D { 0x2C, 0x01 } }, - { .data =3D { 0x2D, 0x01 } }, - { .data =3D { 0x2E, 0x00 } }, - { .data =3D { 0x2F, 0x00 } }, - { .data =3D { 0x30, 0x1F } }, - { .data =3D { 0x31, 0x1F } }, - { .data =3D { 0x32, 0x1E } }, - { .data =3D { 0x33, 0x1E } }, - { .data =3D { 0x34, 0x1F } }, - { .data =3D { 0x35, 0x17 } }, - { .data =3D { 0x36, 0x17 } }, - { .data =3D { 0x37, 0x37 } }, - { .data =3D { 0x38, 0x37 } }, - { .data =3D { 0x39, 0x08 } }, - { .data =3D { 0x3A, 0x08 } }, - { .data =3D { 0x3B, 0x0A } }, - { .data =3D { 0x3C, 0x0A } }, - { .data =3D { 0x3D, 0x04 } }, - { .data =3D { 0x3E, 0x04 } }, - { .data =3D { 0x3F, 0x06 } }, - { .data =3D { 0x40, 0x06 } }, - { .data =3D { 0x41, 0x1F } }, - { .data =3D { 0x42, 0x02 } }, - { .data =3D { 0x43, 0x02 } }, - { .data =3D { 0x44, 0x00 } }, - { .data =3D { 0x45, 0x00 } }, - { .data =3D { 0x46, 0x1F } }, - { .data =3D { 0x47, 0x1F } }, - { .data =3D { 0x48, 0x1E } }, - { .data =3D { 0x49, 0x1E } }, - { .data =3D { 0x4A, 0x1F } }, - { .data =3D { 0x4B, 0x17 } }, - { .data =3D { 0x4C, 0x17 } }, - { .data =3D { 0x4D, 0x37 } }, - { .data =3D { 0x4E, 0x37 } }, - { .data =3D { 0x4F, 0x09 } }, - { .data =3D { 0x50, 0x09 } }, - { .data =3D { 0x51, 0x0B } }, - { .data =3D { 0x52, 0x0B } }, - { .data =3D { 0x53, 0x05 } }, - { .data =3D { 0x54, 0x05 } }, - { .data =3D { 0x55, 0x07 } }, - { .data =3D { 0x56, 0x07 } }, - { .data =3D { 0x57, 0x1F } }, - { .data =3D { 0x58, 0x40 } }, - { .data =3D { 0x5B, 0x30 } }, - { .data =3D { 0x5C, 0x16 } }, - { .data =3D { 0x5D, 0x34 } }, - { .data =3D { 0x5E, 0x05 } }, - { .data =3D { 0x5F, 0x02 } }, - { .data =3D { 0x63, 0x00 } }, - { .data =3D { 0x64, 0x6A } }, - { .data =3D { 0x67, 0x73 } }, - { .data =3D { 0x68, 0x1D } }, - { .data =3D { 0x69, 0x08 } }, - { .data =3D { 0x6A, 0x6A } }, - { .data =3D { 0x6B, 0x08 } }, - { .data =3D { 0x6C, 0x00 } }, - { .data =3D { 0x6D, 0x00 } }, - { .data =3D { 0x6E, 0x00 } }, - { .data =3D { 0x6F, 0x88 } }, - { .data =3D { 0x75, 0xFF } }, - { .data =3D { 0x77, 0xDD } }, - { .data =3D { 0x78, 0x3F } }, - { .data =3D { 0x79, 0x15 } }, - { .data =3D { 0x7A, 0x17 } }, - { .data =3D { 0x7D, 0x14 } }, - { .data =3D { 0x7E, 0x82 } }, - { .data =3D { 0xE0, 0x04 } }, - { .data =3D { 0x00, 0x0E } }, - { .data =3D { 0x02, 0xB3 } }, - { .data =3D { 0x09, 0x61 } }, - { .data =3D { 0x0E, 0x48 } }, - { .data =3D { 0xE0, 0x00 } }, - { .data =3D { 0xE6, 0x02 } }, - { .data =3D { 0xE7, 0x0C } }, +static int cz101b4001_init_cmds(struct jadard *jadard) +{ + struct mipi_dsi_multi_context dsi_ctx =3D { .dsi =3D jadard->dsi }; + + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xE0, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xE1, 0x93); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xE2, 0x65); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xE3, 0xF8); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x80, 0x03); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xE0, 0x01); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x00, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x01, 0x3B); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x0C, 0x74); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x17, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x18, 0xAF); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x19, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x1A, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x1B, 0xAF); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x1C, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x35, 0x26); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x37, 0x09); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x38, 0x04); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x39, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3A, 0x01); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3C, 0x78); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3D, 0xFF); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3E, 0xFF); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3F, 0x7F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x40, 0x06); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x41, 0xA0); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x42, 0x81); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x43, 0x14); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x44, 0x23); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x45, 0x28); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x55, 0x02); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x57, 0x69); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x59, 0x0A); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5A, 0x2A); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5B, 0x17); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5D, 0x7F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5E, 0x6B); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5F, 0x5C); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x60, 0x4F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x61, 0x4D); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x62, 0x3F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x63, 0x42); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x64, 0x2B); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x65, 0x44); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x66, 0x43); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x67, 0x43); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x68, 0x63); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x69, 0x52); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6A, 0x5A); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6B, 0x4F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6C, 0x4E); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6D, 0x20); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6E, 0x0F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6F, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x70, 0x7F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x71, 0x6B); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x72, 0x5C); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x73, 0x4F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x74, 0x4D); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x75, 0x3F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x76, 0x42); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x77, 0x2B); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x78, 0x44); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x79, 0x43); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7A, 0x43); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7B, 0x63); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7C, 0x52); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7D, 0x5A); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7E, 0x4F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7F, 0x4E); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x80, 0x20); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x81, 0x0F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x82, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xE0, 0x02); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x00, 0x02); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x01, 0x02); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x02, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x03, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x04, 0x1E); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x05, 0x1E); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x06, 0x1F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x07, 0x1F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x08, 0x1F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x09, 0x17); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x0A, 0x17); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x0B, 0x37); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x0C, 0x37); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x0D, 0x47); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x0E, 0x47); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x0F, 0x45); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x10, 0x45); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x11, 0x4B); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x12, 0x4B); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x13, 0x49); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x14, 0x49); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x15, 0x1F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x16, 0x01); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x17, 0x01); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x18, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x19, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x1A, 0x1E); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x1B, 0x1E); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x1C, 0x1F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x1D, 0x1F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x1E, 0x1F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x1F, 0x17); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x20, 0x17); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x21, 0x37); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x22, 0x37); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x23, 0x46); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x24, 0x46); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x25, 0x44); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x26, 0x44); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x27, 0x4A); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x28, 0x4A); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x29, 0x48); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x2A, 0x48); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x2B, 0x1F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x2C, 0x01); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x2D, 0x01); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x2E, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x2F, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x30, 0x1F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x31, 0x1F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x32, 0x1E); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x33, 0x1E); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x34, 0x1F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x35, 0x17); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x36, 0x17); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x37, 0x37); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x38, 0x37); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x39, 0x08); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3A, 0x08); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3B, 0x0A); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3C, 0x0A); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3D, 0x04); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3E, 0x04); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3F, 0x06); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x40, 0x06); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x41, 0x1F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x42, 0x02); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x43, 0x02); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x44, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x45, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x46, 0x1F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x47, 0x1F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x48, 0x1E); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x49, 0x1E); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x4A, 0x1F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x4B, 0x17); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x4C, 0x17); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x4D, 0x37); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x4E, 0x37); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x4F, 0x09); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x50, 0x09); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x51, 0x0B); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x52, 0x0B); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x53, 0x05); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x54, 0x05); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x55, 0x07); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x56, 0x07); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x57, 0x1F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x58, 0x40); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5B, 0x30); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5C, 0x16); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5D, 0x34); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5E, 0x05); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5F, 0x02); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x63, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x64, 0x6A); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x67, 0x73); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x68, 0x1D); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x69, 0x08); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6A, 0x6A); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6B, 0x08); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6C, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6D, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6E, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6F, 0x88); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x75, 0xFF); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x77, 0xDD); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x78, 0x3F); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x79, 0x15); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7A, 0x17); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7D, 0x14); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7E, 0x82); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xE0, 0x04); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x00, 0x0E); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x02, 0xB3); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x09, 0x61); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x0E, 0x48); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xE0, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xE6, 0x02); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xE7, 0x0C); + + return 0; }; =20 static const struct jadard_panel_desc cz101b4001_desc =3D { @@ -580,8 +585,8 @@ static const struct jadard_panel_desc cz101b4001_desc = =3D { }, .lanes =3D 4, .format =3D MIPI_DSI_FMT_RGB888, - .init_cmds =3D cz101b4001_init_cmds, - .num_init_cmds =3D ARRAY_SIZE(cz101b4001_init_cmds), + .init =3D cz101b4001_init_cmds, + }; =20 static int jadard_dsi_probe(struct mipi_dsi_device *dsi) --=20 2.17.1